blob: 5de8e98aca3dc68bc93a9921ae7e21d4e124a12f [file] [log] [blame]
Stefan Roesea4c8d132006-06-02 16:18:04 +02001/*
2 * (C) Copyright 2006
3 * Stefan Roese, DENX Software Engineering, sr@denx.de.
4 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02005 * SPDX-License-Identifier: GPL-2.0+
Stefan Roesea4c8d132006-06-02 16:18:04 +02006 */
7
8/************************************************************************
9 * pcs440ep.h - configuration for PCS440EP board
10 ***********************************************************************/
11#ifndef __CONFIG_H
12#define __CONFIG_H
13
Bartlomiej Sieka388b82f2008-03-20 23:23:13 +010014
15/* new uImage format support */
16#define CONFIG_FIT 1
17#define CONFIG_OF_LIBFDT 1
18#define CONFIG_FIT_VERBOSE 1 /* enable fit_format_{error,warning}() */
19
Stefan Roesea4c8d132006-06-02 16:18:04 +020020/*-----------------------------------------------------------------------
21 * High Level Configuration Options
22 *----------------------------------------------------------------------*/
23#define CONFIG_PCS440EP 1 /* Board is PCS440EP */
24#define CONFIG_440EP 1 /* Specific PPC440EP support */
Grzegorz Bernackiefa35cf2007-06-15 11:19:28 +020025#define CONFIG_440 1 /* ... PPC440 family */
Stefan Roesea4c8d132006-06-02 16:18:04 +020026#define CONFIG_4xx 1 /* ... PPC4xx family */
Wolfgang Denk2ae18242010-10-06 09:05:45 +020027
28#define CONFIG_SYS_TEXT_BASE 0xFFFA0000
29
Stefan Roesea4c8d132006-06-02 16:18:04 +020030#define CONFIG_SYS_CLK_FREQ 33333333 /* external freq to pll */
31
32#define CONFIG_BOARD_EARLY_INIT_F 1 /* Call board_early_init_f */
33#define CONFIG_MISC_INIT_R 1 /* call misc_init_r() */
34
35/*-----------------------------------------------------------------------
36 * Base addresses -- Note these are effective addresses where the
37 * actual resources get mapped (not physical addresses)
38 *----------------------------------------------------------------------*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020039#define CONFIG_SYS_MONITOR_LEN (384 * 1024) /* Reserve 384 kB for Monitor */
40#define CONFIG_SYS_MALLOC_LEN (256 * 1024) /* Reserve 256 kB for malloc() */
41#define CONFIG_SYS_MONITOR_BASE (-CONFIG_SYS_MONITOR_LEN)
42#define CONFIG_SYS_SDRAM_BASE 0x00000000 /* _must_ be 0 */
43#define CONFIG_SYS_FLASH_BASE 0xfff00000 /* start of FLASH */
44#define CONFIG_SYS_PCI_MEMBASE 0xa0000000 /* mapped pci memory*/
45#define CONFIG_SYS_PCI_MEMBASE1 CONFIG_SYS_PCI_MEMBASE + 0x10000000
46#define CONFIG_SYS_PCI_MEMBASE2 CONFIG_SYS_PCI_MEMBASE1 + 0x10000000
47#define CONFIG_SYS_PCI_MEMBASE3 CONFIG_SYS_PCI_MEMBASE2 + 0x10000000
Stefan Roesea4c8d132006-06-02 16:18:04 +020048
49/*Don't change either of these*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020050#define CONFIG_SYS_PCI_BASE 0xe0000000 /* internal PCI regs*/
Stefan Roesea4c8d132006-06-02 16:18:04 +020051/*Don't change either of these*/
52
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020053#define CONFIG_SYS_USB_DEVICE 0x50000000
54#define CONFIG_SYS_BOOT_BASE_ADDR 0xf0000000
Stefan Roesea4c8d132006-06-02 16:18:04 +020055
56/*-----------------------------------------------------------------------
57 * Initial RAM & stack pointer (placed in SDRAM)
58 *----------------------------------------------------------------------*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020059#define CONFIG_SYS_INIT_RAM_DCACHE 1 /* d-cache as init ram */
60#define CONFIG_SYS_INIT_RAM_ADDR 0x70000000 /* DCache */
Wolfgang Denk553f0982010-10-26 13:32:32 +020061#define CONFIG_SYS_INIT_RAM_SIZE (4 << 10)
Wolfgang Denk25ddd1f2010-10-26 14:34:52 +020062#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020063#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
Stefan Roesea4c8d132006-06-02 16:18:04 +020064
65/*-----------------------------------------------------------------------
66 * Serial Port
67 *----------------------------------------------------------------------*/
Stefan Roese550650d2010-09-20 16:05:31 +020068#define CONFIG_CONS_INDEX 1 /* Use UART0 */
69#define CONFIG_SYS_NS16550
70#define CONFIG_SYS_NS16550_SERIAL
71#define CONFIG_SYS_NS16550_REG_SIZE 1
72#define CONFIG_SYS_NS16550_CLK get_serial_clock()
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020073#undef CONFIG_SYS_EXT_SERIAL_CLOCK /* no external clk used */
Stefan Roesea4c8d132006-06-02 16:18:04 +020074#define CONFIG_BAUDRATE 115200
Stefan Roesea4c8d132006-06-02 16:18:04 +020075
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020076#define CONFIG_SYS_BAUDRATE_TABLE \
Stefan Roesea4c8d132006-06-02 16:18:04 +020077 {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200}
78
79/*-----------------------------------------------------------------------
80 * Environment
81 *----------------------------------------------------------------------*/
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +020082#define CONFIG_ENV_IS_IN_FLASH 1 /* use FLASH for environment vars */
Stefan Roesea4c8d132006-06-02 16:18:04 +020083
84/*-----------------------------------------------------------------------
85 * FLASH related
86 *----------------------------------------------------------------------*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020087#define CONFIG_SYS_MAX_FLASH_BANKS 2 /* max number of memory banks */
88#define CONFIG_SYS_MAX_FLASH_SECT 256 /* max number of sectors on one chip */
Stefan Roesea4c8d132006-06-02 16:18:04 +020089
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020090#define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
91#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
Stefan Roesea4c8d132006-06-02 16:18:04 +020092
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020093#define CONFIG_SYS_FLASH_WORD_SIZE unsigned char /* flash word size (width) */
94#define CONFIG_SYS_FLASH_ADDR0 0x5555 /* 1st address for flash config cycles */
95#define CONFIG_SYS_FLASH_ADDR1 0x2AAA /* 2nd address for flash config cycles */
Stefan Roesea4c8d132006-06-02 16:18:04 +020096
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020097#define CONFIG_SYS_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */
Stefan Roesea4c8d132006-06-02 16:18:04 +020098
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +020099#ifdef CONFIG_ENV_IS_IN_FLASH
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200100#define CONFIG_ENV_SECT_SIZE 0x10000 /* size of one complete sector */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200101#define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE-CONFIG_ENV_SECT_SIZE)
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200102#define CONFIG_ENV_SIZE 0x2000 /* Total Size of Environment Sector */
Heiko Schocher566a4942007-06-22 19:11:54 +0200103
104#define CONFIG_ENV_OVERWRITE 1
Stefan Roesea4c8d132006-06-02 16:18:04 +0200105
106/* Address and size of Redundant Environment Sector */
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200107#define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR-CONFIG_ENV_SECT_SIZE)
108#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE)
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200109#endif /* CONFIG_ENV_IS_IN_FLASH */
Stefan Roesea4c8d132006-06-02 16:18:04 +0200110
Heiko Schocher566a4942007-06-22 19:11:54 +0200111#define ENV_NAME_REVLEV "revision_level"
112#define ENV_NAME_SOLDER "solder_switch"
113#define ENV_NAME_DIP "dip"
114
Stefan Roesea4c8d132006-06-02 16:18:04 +0200115/*-----------------------------------------------------------------------
116 * DDR SDRAM
117 *----------------------------------------------------------------------*/
118#define CONFIG_SPD_EEPROM /* Use SPD EEPROM for setup */
119#undef CONFIG_DDR_ECC /* don't use ECC */
Stefan Roeseed4633c2006-06-13 18:55:07 +0200120#define SPD_EEPROM_ADDRESS {0x50}
Heiko Schocher566a4942007-06-22 19:11:54 +0200121#define CONFIG_PROG_SDRAM_TLB 1
Stefan Roesea4c8d132006-06-02 16:18:04 +0200122
123/*-----------------------------------------------------------------------
124 * I2C
125 *----------------------------------------------------------------------*/
Dirk Eibach880540d2013-04-25 02:40:01 +0000126#define CONFIG_SYS_I2C
127#define CONFIG_SYS_I2C_PPC4XX
128#define CONFIG_SYS_I2C_PPC4XX_CH0
129#define CONFIG_SYS_I2C_PPC4XX_SPEED_0 100000
130#define CONFIG_SYS_I2C_PPC4XX_SLAVE_0 0x7F
Stefan Roesea4c8d132006-06-02 16:18:04 +0200131
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200132#define CONFIG_SYS_I2C_EEPROM_ADDR (0xa4>>1)
133#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
134#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 3
135#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10
Stefan Roesea4c8d132006-06-02 16:18:04 +0200136
137#define CONFIG_PREBOOT "echo;" \
Wolfgang Denk32bf3d12008-03-03 12:16:44 +0100138 "echo Type \\\"run flash_nfs\\\" to mount root filesystem over NFS;" \
Stefan Roesea4c8d132006-06-02 16:18:04 +0200139 "echo"
140
141#undef CONFIG_BOOTARGS
142
143#define CONFIG_EXTRA_ENV_SETTINGS \
144 "netdev=eth0\0" \
145 "hostname=pcs440ep\0" \
Heiko Schocher566a4942007-06-22 19:11:54 +0200146 "use_eeprom_ethaddr=default\0" \
147 "cs_test=off\0" \
Stefan Roesea4c8d132006-06-02 16:18:04 +0200148 "nfsargs=setenv bootargs root=/dev/nfs rw " \
149 "nfsroot=${serverip}:${rootpath}\0" \
150 "ramargs=setenv bootargs root=/dev/ram rw\0" \
151 "addip=setenv bootargs ${bootargs} " \
152 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
153 ":${hostname}:${netdev}:off panic=1\0" \
154 "addtty=setenv bootargs ${bootargs} console=ttyS0,${baudrate}\0"\
155 "flash_nfs=run nfsargs addip addtty;" \
156 "bootm ${kernel_addr}\0" \
157 "flash_self=run ramargs addip addtty;" \
158 "bootm ${kernel_addr} ${ramdisk_addr}\0" \
159 "net_nfs=tftp 200000 ${bootfile};run nfsargs addip addtty;" \
160 "bootm\0" \
161 "rootpath=/opt/eldk/ppc_4xx\0" \
162 "bootfile=/tftpboot/pcs440ep/uImage\0" \
Wolfgang Denke461a242006-06-07 11:36:02 +0200163 "kernel_addr=FFF00000\0" \
164 "ramdisk_addr=FFF00000\0" \
Stefan Roesea4c8d132006-06-02 16:18:04 +0200165 "load=tftp 100000 /tftpboot/pcs440ep/u-boot.bin\0" \
Wolfgang Denke461a242006-06-07 11:36:02 +0200166 "update=protect off FFFA0000 FFFFFFFF;era FFFA0000 FFFFFFFF;" \
167 "cp.b 100000 FFFA0000 60000\0" \
Detlev Zundeld8ab58b2008-03-06 16:45:53 +0100168 "upd=run load update\0" \
Stefan Roesea4c8d132006-06-02 16:18:04 +0200169 ""
170#define CONFIG_BOOTCOMMAND "run flash_self"
171
172#if 0
173#define CONFIG_BOOTDELAY -1 /* autoboot disabled */
174#else
175#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
176#endif
177
Heiko Schocher566a4942007-06-22 19:11:54 +0200178/* check U-Boot image with SHA1 sum */
179#define CONFIG_SHA1_CHECK_UB_IMG 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200180#define CONFIG_SHA1_START CONFIG_SYS_MONITOR_BASE
181#define CONFIG_SHA1_LEN CONFIG_SYS_MONITOR_LEN
Heiko Schocher566a4942007-06-22 19:11:54 +0200182
183/*-----------------------------------------------------------------------
184 * Definitions for status LED
185 */
186#define CONFIG_STATUS_LED 1 /* Status LED enabled */
187#define CONFIG_BOARD_SPECIFIC_LED 1
188
Heiko Schocher96e1d752007-07-11 18:39:11 +0200189#define STATUS_LED_BIT 0x08 /* DIAG1 is on GPIO_PPC_1 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200190#define STATUS_LED_PERIOD ((CONFIG_SYS_HZ / 2) / 5) /* blink at 5 Hz */
Heiko Schocher566a4942007-06-22 19:11:54 +0200191#define STATUS_LED_STATE STATUS_LED_OFF
Heiko Schocher96e1d752007-07-11 18:39:11 +0200192#define STATUS_LED_BIT1 0x04 /* DIAG2 is on GPIO_PPC_2 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200193#define STATUS_LED_PERIOD1 ((CONFIG_SYS_HZ / 2) / 5) /* blink at 5 Hz */
Heiko Schocher566a4942007-06-22 19:11:54 +0200194#define STATUS_LED_STATE1 STATUS_LED_ON
Heiko Schocher96e1d752007-07-11 18:39:11 +0200195#define STATUS_LED_BIT2 0x02 /* DIAG3 is on GPIO_PPC_3 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200196#define STATUS_LED_PERIOD2 ((CONFIG_SYS_HZ / 2) / 5) /* blink at 5 Hz */
Heiko Schocher566a4942007-06-22 19:11:54 +0200197#define STATUS_LED_STATE2 STATUS_LED_OFF
Heiko Schocher96e1d752007-07-11 18:39:11 +0200198#define STATUS_LED_BIT3 0x01 /* DIAG4 is on GPIO_PPC_4 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200199#define STATUS_LED_PERIOD3 ((CONFIG_SYS_HZ / 2) / 5) /* blink at 5 Hz */
Heiko Schocher566a4942007-06-22 19:11:54 +0200200#define STATUS_LED_STATE3 STATUS_LED_OFF
201
202#define CONFIG_SHOW_BOOT_PROGRESS 1
203
Stefan Roesea4c8d132006-06-02 16:18:04 +0200204#define CONFIG_BAUDRATE 115200
205
206#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200207#define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
Stefan Roesea4c8d132006-06-02 16:18:04 +0200208
Ben Warren96e21f82008-10-27 23:50:15 -0700209#define CONFIG_PPC4xx_EMAC
Stefan Roesea4c8d132006-06-02 16:18:04 +0200210#define CONFIG_MII 1 /* MII PHY management */
Stefan Roesea4c8d132006-06-02 16:18:04 +0200211#define CONFIG_HAS_ETH1 1 /* add support for "eth1addr" */
212#define CONFIG_PHY_ADDR 1 /* PHY address, See schematics */
213#define CONFIG_PHY1_ADDR 2
214
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200215#define CONFIG_SYS_RX_ETH_BUFFER 32 /* Number of ethernet rx buffers & descriptors */
Stefan Roesea4c8d132006-06-02 16:18:04 +0200216
217#define CONFIG_NETCONSOLE /* include NetConsole support */
218
219/* Partitions */
220#define CONFIG_MAC_PARTITION
221#define CONFIG_DOS_PARTITION
222#define CONFIG_ISO_PARTITION
223
224#ifdef CONFIG_440EP
225/* USB */
226#define CONFIG_USB_OHCI
227#define CONFIG_USB_STORAGE
228
229/*Comment this out to enable USB 1.1 device*/
230#define USB_2_0_DEVICE
231#endif /*CONFIG_440EP*/
232
233#ifdef DEBUG
234#define CONFIG_PANIC_HANG
235#else
236#define CONFIG_HW_WATCHDOG /* watchdog */
237#endif
238
Jon Loeliger26a34562007-07-04 22:33:17 -0500239
240/*
Jon Loeliger079a1362007-07-10 10:12:10 -0500241 * BOOTP options
242 */
243#define CONFIG_BOOTP_BOOTFILESIZE
244#define CONFIG_BOOTP_BOOTPATH
245#define CONFIG_BOOTP_GATEWAY
246#define CONFIG_BOOTP_HOSTNAME
247
248
249/*
Jon Loeliger26a34562007-07-04 22:33:17 -0500250 * Command line configuration.
251 */
252#include <config_cmd_default.h>
253#define CONFIG_CMD_ASKENV
254#define CONFIG_CMD_DHCP
255#define CONFIG_CMD_DIAG
256#define CONFIG_CMD_EEPROM
257#define CONFIG_CMD_ELF
Heiko Schocherf98984c2007-08-28 17:39:14 +0200258#define CONFIG_CMD_EXT2
259#define CONFIG_CMD_FAT
Jon Loeliger26a34562007-07-04 22:33:17 -0500260#define CONFIG_CMD_I2C
Heiko Schocherf98984c2007-08-28 17:39:14 +0200261#define CONFIG_CMD_IDE
Jon Loeliger26a34562007-07-04 22:33:17 -0500262#define CONFIG_CMD_IRQ
263#define CONFIG_CMD_MII
264#define CONFIG_CMD_NET
265#define CONFIG_CMD_NFS
266#define CONFIG_CMD_PCI
267#define CONFIG_CMD_PING
268#define CONFIG_CMD_REGINFO
Heiko Schocherf98984c2007-08-28 17:39:14 +0200269#define CONFIG_CMD_REISER
Jon Loeliger26a34562007-07-04 22:33:17 -0500270#define CONFIG_CMD_SDRAM
Jon Loeliger26a34562007-07-04 22:33:17 -0500271#define CONFIG_CMD_USB
Stefan Roesea4c8d132006-06-02 16:18:04 +0200272
Stefan Roesea4c8d132006-06-02 16:18:04 +0200273#define CONFIG_SUPPORT_VFAT
274
Stefan Roesea4c8d132006-06-02 16:18:04 +0200275/*
276 * Miscellaneous configurable options
277 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200278#define CONFIG_SYS_LONGHELP /* undef to save memory */
279#define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */
Jon Loeliger26a34562007-07-04 22:33:17 -0500280#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200281#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
Stefan Roesea4c8d132006-06-02 16:18:04 +0200282#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200283#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
Stefan Roesea4c8d132006-06-02 16:18:04 +0200284#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200285#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
286#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
287#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
Stefan Roesea4c8d132006-06-02 16:18:04 +0200288
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200289#define CONFIG_SYS_MEMTEST_START 0x0400000 /* memtest works on */
290#define CONFIG_SYS_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */
Stefan Roesea4c8d132006-06-02 16:18:04 +0200291
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200292#define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */
293#define CONFIG_SYS_EXTBDINFO 1 /* To use extended board_into (bd_t) */
Stefan Roesea4c8d132006-06-02 16:18:04 +0200294#define CONFIG_LYNXKDI 1 /* support kdi files */
295
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200296#define CONFIG_SYS_HZ 1000 /* decrementer freq: 1 ms ticks */
Stefan Roesea4c8d132006-06-02 16:18:04 +0200297
298/*-----------------------------------------------------------------------
299 * PCI stuff
300 *-----------------------------------------------------------------------
301 */
302/* General PCI */
303#define CONFIG_PCI /* include pci support */
Gabor Juhos842033e2013-05-30 07:06:12 +0000304#define CONFIG_PCI_INDIRECT_BRIDGE /* indirect PCI bridge support */
Stefan Roesea4c8d132006-06-02 16:18:04 +0200305#undef CONFIG_PCI_PNP /* do (not) pci plug-and-play */
306#define CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200307#define CONFIG_SYS_PCI_TARGBASE 0x80000000 /* PCIaddr mapped to CONFIG_SYS_PCI_MEMBASE*/
Stefan Roesea4c8d132006-06-02 16:18:04 +0200308
309/* Board-specific PCI */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200310#define CONFIG_SYS_PCI_TARGET_INIT
311#define CONFIG_SYS_PCI_MASTER_INIT
Stefan Roesea4c8d132006-06-02 16:18:04 +0200312
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200313#define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x10e8 /* AMCC */
314#define CONFIG_SYS_PCI_SUBSYS_ID 0xcafe /* Whatever */
Stefan Roesea4c8d132006-06-02 16:18:04 +0200315
316/*
317 * For booting Linux, the board info and command line data
318 * have to be in the first 8 MB of memory, since this is
319 * the maximum mapped by the Linux kernel during initialization.
320 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200321#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
Stefan Roesea4c8d132006-06-02 16:18:04 +0200322
323/*-----------------------------------------------------------------------
324 * External Bus Controller (EBC) Setup
325 *----------------------------------------------------------------------*/
326#define FLASH_BASE0_PRELIM 0xFFF00000 /* FLASH bank #0 */
327#define FLASH_BASE1_PRELIM 0xFFF80000 /* FLASH bank #1 */
328
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200329#define CONFIG_SYS_FLASH FLASH_BASE0_PRELIM
330#define CONFIG_SYS_SRAM 0xF1000000
331#define CONFIG_SYS_FPGA 0xF2000000
332#define CONFIG_SYS_CF1 0xF0000000
333#define CONFIG_SYS_CF2 0xF0100000
Stefan Roesea4c8d132006-06-02 16:18:04 +0200334
335/* Memory Bank 0 (Flash Bank 0, NOR-FLASH) initialization */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200336#define CONFIG_SYS_EBC_PB0AP 0x02010000 /* TWT=4,OEN=1 */
337#define CONFIG_SYS_EBC_PB0CR (CONFIG_SYS_FLASH | 0x18000) /* BS=1MB,BU=R/W,BW=8bit */
Stefan Roesea4c8d132006-06-02 16:18:04 +0200338
339/* Memory Bank 1 (SRAM) initialization */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200340#define CONFIG_SYS_EBC_PB1AP 0x01810040 /* TWT=3,OEN=1,BEM=1 */
341#define CONFIG_SYS_EBC_PB1CR (CONFIG_SYS_SRAM | 0x5A000) /* BS=4MB,BU=R/W,BW=16bit */
Stefan Roesea4c8d132006-06-02 16:18:04 +0200342
343/* Memory Bank 2 (FPGA) initialization */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200344#define CONFIG_SYS_EBC_PB2AP 0x01010440 /* TWT=2,OEN=1,TH=2,BEM=1 */
345#define CONFIG_SYS_EBC_PB2CR (CONFIG_SYS_FPGA | 0x5A000) /* BS=4MB,BU=R/W,BW=16bit */
Stefan Roesea4c8d132006-06-02 16:18:04 +0200346
347/* Memory Bank 3 (CompactFlash) initialization */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200348#define CONFIG_SYS_EBC_PB3AP 0x080BD400
349#define CONFIG_SYS_EBC_PB3CR (CONFIG_SYS_CF1 | 0x1A000) /* BS=1MB,BU=R/W,BW=16bit */
Stefan Roesea4c8d132006-06-02 16:18:04 +0200350
351/* Memory Bank 4 (CompactFlash) initialization */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200352#define CONFIG_SYS_EBC_PB4AP 0x080BD400
353#define CONFIG_SYS_EBC_PB4CR (CONFIG_SYS_CF2 | 0x1A000) /* BS=1MB,BU=R/W,BW=16bit */
Stefan Roesea4c8d132006-06-02 16:18:04 +0200354
355/*-----------------------------------------------------------------------
356 * PPC440 GPIO Configuration
357 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200358#define CONFIG_SYS_4xx_GPIO_TABLE { /* Out GPIO Alternate1 Alternate2 Alternate3 */ \
Stefan Roesea4c8d132006-06-02 16:18:04 +0200359{ \
360/* GPIO Core 0 */ \
Stefan Roese85f73732007-06-15 07:39:43 +0200361{GPIO0_BASE, GPIO_OUT, GPIO_SEL, GPIO_OUT_NO_CHG}, /* GPIO0 EBC_ADDR(7) DMA_REQ(2) */ \
362{GPIO0_BASE, GPIO_OUT, GPIO_SEL, GPIO_OUT_NO_CHG}, /* GPIO1 EBC_ADDR(6) DMA_ACK(2) */ \
363{GPIO0_BASE, GPIO_OUT, GPIO_SEL, GPIO_OUT_NO_CHG}, /* GPIO2 EBC_ADDR(5) DMA_EOT/TC(2) */ \
364{GPIO0_BASE, GPIO_OUT, GPIO_SEL, GPIO_OUT_NO_CHG}, /* GPIO3 EBC_ADDR(4) DMA_REQ(3) */ \
365{GPIO0_BASE, GPIO_OUT, GPIO_SEL, GPIO_OUT_NO_CHG}, /* GPIO4 EBC_ADDR(3) DMA_ACK(3) */ \
366{GPIO0_BASE, GPIO_OUT, GPIO_SEL, GPIO_OUT_NO_CHG}, /* GPIO5 EBC_ADDR(2) DMA_EOT/TC(3) */ \
367{GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_NO_CHG}, /* GPIO6 EBC_CS_N(1) */ \
368{GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_NO_CHG}, /* GPIO7 EBC_CS_N(2) */ \
369{GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_NO_CHG}, /* GPIO8 EBC_CS_N(3) */ \
370{GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_NO_CHG}, /* GPIO9 EBC_CS_N(4) */ \
371{GPIO0_BASE, GPIO_OUT, GPIO_SEL, GPIO_OUT_NO_CHG}, /* GPIO10 EBC_CS_N(5) */ \
372{GPIO0_BASE, GPIO_OUT, GPIO_SEL, GPIO_OUT_NO_CHG}, /* GPIO11 EBC_BUS_ERR */ \
373{GPIO0_BASE, GPIO_IN, GPIO_ALT1, GPIO_OUT_NO_CHG}, /* GPIO12 ZII_p0Rxd(0) */ \
374{GPIO0_BASE, GPIO_IN, GPIO_ALT1, GPIO_OUT_NO_CHG}, /* GPIO13 ZII_p0Rxd(1) */ \
375{GPIO0_BASE, GPIO_IN, GPIO_ALT1, GPIO_OUT_NO_CHG}, /* GPIO14 ZII_p0Rxd(2) */ \
376{GPIO0_BASE, GPIO_IN, GPIO_ALT1, GPIO_OUT_NO_CHG}, /* GPIO15 ZII_p0Rxd(3) */ \
377{GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_NO_CHG}, /* GPIO16 ZII_p0Txd(0) */ \
378{GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_NO_CHG}, /* GPIO17 ZII_p0Txd(1) */ \
379{GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_NO_CHG}, /* GPIO18 ZII_p0Txd(2) */ \
380{GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_NO_CHG}, /* GPIO19 ZII_p0Txd(3) */ \
381{GPIO0_BASE, GPIO_IN, GPIO_ALT1, GPIO_OUT_NO_CHG}, /* GPIO20 ZII_p0Rx_er */ \
382{GPIO0_BASE, GPIO_IN, GPIO_ALT1, GPIO_OUT_NO_CHG}, /* GPIO21 ZII_p0Rx_dv */ \
383{GPIO0_BASE, GPIO_IN, GPIO_ALT1, GPIO_OUT_NO_CHG}, /* GPIO22 ZII_p0RxCrs */ \
384{GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_NO_CHG}, /* GPIO23 ZII_p0Tx_er */ \
385{GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_NO_CHG}, /* GPIO24 ZII_p0Tx_en */ \
386{GPIO0_BASE, GPIO_IN, GPIO_ALT1, GPIO_OUT_NO_CHG}, /* GPIO25 ZII_p0Col */ \
387{GPIO0_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_NO_CHG}, /* GPIO26 USB2D_RXVALID */ \
388{GPIO0_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_NO_CHG}, /* GPIO27 EXT_EBC_REQ USB2D_RXERROR */ \
389{GPIO0_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_NO_CHG}, /* GPIO28 USB2D_TXVALID */ \
390{GPIO0_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_NO_CHG}, /* GPIO29 EBC_EXT_HDLA USB2D_PAD_SUSPNDM */ \
391{GPIO0_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_NO_CHG}, /* GPIO30 EBC_EXT_ACK USB2D_XCVRSELECT*/ \
392{GPIO0_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_NO_CHG}, /* GPIO31 EBC_EXR_BUSREQ USB2D_TERMSELECT*/ \
Stefan Roesea4c8d132006-06-02 16:18:04 +0200393}, \
394{ \
395/* GPIO Core 1 */ \
Stefan Roese85f73732007-06-15 07:39:43 +0200396{GPIO1_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_NO_CHG}, /* GPIO32 USB2D_OPMODE0 */ \
397{GPIO1_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_NO_CHG}, /* GPIO33 USB2D_OPMODE1 */ \
398{GPIO1_BASE, GPIO_OUT, GPIO_ALT3, GPIO_OUT_NO_CHG}, /* GPIO34 UART0_DCD_N UART1_DSR_CTS_N UART2_SOUT*/ \
399{GPIO1_BASE, GPIO_IN, GPIO_ALT3, GPIO_OUT_NO_CHG}, /* GPIO35 UART0_8PIN_DSR_N UART1_RTS_DTR_N UART2_SIN*/ \
400{GPIO1_BASE, GPIO_IN, GPIO_ALT1, GPIO_OUT_NO_CHG}, /* GPIO36 UART0_8PIN_CTS_N UART3_SIN*/ \
401{GPIO1_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_NO_CHG}, /* GPIO37 UART0_RTS_N */ \
402{GPIO1_BASE, GPIO_OUT, GPIO_ALT2, GPIO_OUT_NO_CHG}, /* GPIO38 UART0_DTR_N UART1_SOUT */ \
403{GPIO1_BASE, GPIO_IN, GPIO_ALT2, GPIO_OUT_NO_CHG}, /* GPIO39 UART0_RI_N UART1_SIN */ \
404{GPIO1_BASE, GPIO_IN, GPIO_ALT1, GPIO_OUT_NO_CHG}, /* GPIO40 UIC_IRQ(0) */ \
405{GPIO1_BASE, GPIO_IN, GPIO_ALT1, GPIO_OUT_NO_CHG}, /* GPIO41 UIC_IRQ(1) */ \
406{GPIO1_BASE, GPIO_IN, GPIO_ALT1, GPIO_OUT_NO_CHG}, /* GPIO42 UIC_IRQ(2) */ \
407{GPIO1_BASE, GPIO_IN, GPIO_ALT1, GPIO_OUT_NO_CHG}, /* GPIO43 UIC_IRQ(3) */ \
408{GPIO1_BASE, GPIO_IN, GPIO_ALT1, GPIO_OUT_NO_CHG}, /* GPIO44 UIC_IRQ(4) DMA_ACK(1) */ \
409{GPIO1_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_NO_CHG}, /* GPIO45 UIC_IRQ(6) DMA_EOT/TC(1) */ \
410{GPIO1_BASE, GPIO_BI, GPIO_SEL, GPIO_OUT_NO_CHG}, /* GPIO46 UIC_IRQ(7) DMA_REQ(0) */ \
411{GPIO1_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_NO_CHG}, /* GPIO47 UIC_IRQ(8) DMA_ACK(0) */ \
412{GPIO1_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_NO_CHG}, /* GPIO48 UIC_IRQ(9) DMA_EOT/TC(0) */ \
413{GPIO1_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_NO_CHG}, /* GPIO49 Unselect via TraceSelect Bit */ \
414{GPIO1_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_NO_CHG}, /* GPIO50 Unselect via TraceSelect Bit */ \
415{GPIO1_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_NO_CHG}, /* GPIO51 Unselect via TraceSelect Bit */ \
416{GPIO1_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_NO_CHG}, /* GPIO52 Unselect via TraceSelect Bit */ \
417{GPIO1_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_NO_CHG}, /* GPIO53 Unselect via TraceSelect Bit */ \
418{GPIO1_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_NO_CHG}, /* GPIO54 Unselect via TraceSelect Bit */ \
419{GPIO1_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_NO_CHG}, /* GPIO55 Unselect via TraceSelect Bit */ \
420{GPIO1_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_NO_CHG}, /* GPIO56 Unselect via TraceSelect Bit */ \
421{GPIO1_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_NO_CHG}, /* GPIO57 Unselect via TraceSelect Bit */ \
422{GPIO1_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_NO_CHG}, /* GPIO58 Unselect via TraceSelect Bit */ \
423{GPIO1_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_NO_CHG}, /* GPIO59 Unselect via TraceSelect Bit */ \
424{GPIO1_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_NO_CHG}, /* GPIO60 Unselect via TraceSelect Bit */ \
425{GPIO1_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_NO_CHG}, /* GPIO61 Unselect via TraceSelect Bit */ \
426{GPIO1_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_NO_CHG}, /* GPIO62 Unselect via TraceSelect Bit */ \
427{GPIO1_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_NO_CHG}, /* GPIO63 Unselect via TraceSelect Bit */ \
Stefan Roesea4c8d132006-06-02 16:18:04 +0200428} \
429}
430
Jon Loeliger26a34562007-07-04 22:33:17 -0500431#if defined(CONFIG_CMD_KGDB)
Stefan Roesea4c8d132006-06-02 16:18:04 +0200432#define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */
433#define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */
434#endif
435
Heiko Schocher566a4942007-06-22 19:11:54 +0200436/*-----------------------------------------------------------------------
437 * IDE/ATA stuff Supports IDE harddisk
438 *-----------------------------------------------------------------------
439 */
440
441#undef CONFIG_IDE_8xx_PCCARD /* Use IDE with PC Card Adapter */
442
443#undef CONFIG_IDE_8xx_DIRECT /* Direct IDE not supported */
444#undef CONFIG_IDE_LED /* LED for ide not supported */
445
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200446#define CONFIG_SYS_IDE_MAXBUS 1 /* max. 1 IDE bus */
447#define CONFIG_SYS_IDE_MAXDEVICE 1 /* max. 2 drives per IDE bus */
Heiko Schocher566a4942007-06-22 19:11:54 +0200448
449#define CONFIG_IDE_PREINIT 1
450#define CONFIG_IDE_RESET 1
451
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200452#define CONFIG_SYS_ATA_IDE0_OFFSET 0x0000
Heiko Schocher566a4942007-06-22 19:11:54 +0200453
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200454#define CONFIG_SYS_ATA_BASE_ADDR CONFIG_SYS_CF1
Heiko Schocher566a4942007-06-22 19:11:54 +0200455
456/* Offset for data I/O */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200457#define CONFIG_SYS_ATA_DATA_OFFSET 0
Heiko Schocher566a4942007-06-22 19:11:54 +0200458
459/* Offset for normal register accesses */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200460#define CONFIG_SYS_ATA_REG_OFFSET (CONFIG_SYS_ATA_DATA_OFFSET)
Heiko Schocher566a4942007-06-22 19:11:54 +0200461
462/* Offset for alternate registers */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200463#define CONFIG_SYS_ATA_ALT_OFFSET (0x0000)
Heiko Schocher566a4942007-06-22 19:11:54 +0200464
Stefan Roesea4c8d132006-06-02 16:18:04 +0200465#endif /* __CONFIG_H */