blob: 87444a0650f6a16decaeb667693f38e369980dda [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001// SPDX-License-Identifier: GPL-2.0+
Patrice Chotard347cb2e2017-02-21 13:37:05 +01002/*
Patrice Chotardfb48bc42017-10-23 09:53:57 +02003 * Copyright (C) 2017, STMicroelectronics - All Rights Reserved
Patrice Chotard0f8106f2020-12-02 18:47:30 +01004 * Author(s): Patrice Chotard, <patrice.chotard@foss.st.com> for STMicroelectronics.
Patrice Chotard347cb2e2017-02-21 13:37:05 +01005 */
6
7#include <common.h>
8#include <dm.h>
Nicolas Heemeryck5b5699c2020-03-13 23:42:44 +01009#include <clk.h>
Patrice Chotard347cb2e2017-02-21 13:37:05 +010010#include <timer.h>
Nicolas Heemeryck5b5699c2020-03-13 23:42:44 +010011#include <linux/err.h>
Patrice Chotard347cb2e2017-02-21 13:37:05 +010012
13#include <asm/io.h>
14#include <asm/arch-armv7/globaltimer.h>
15
Patrice Chotard347cb2e2017-02-21 13:37:05 +010016struct sti_timer_priv {
17 struct globaltimer *global_timer;
18};
19
Sean Anderson8af7bb92020-10-07 14:37:44 -040020static u64 sti_timer_get_count(struct udevice *dev)
Patrice Chotard347cb2e2017-02-21 13:37:05 +010021{
22 struct sti_timer_priv *priv = dev_get_priv(dev);
23 struct globaltimer *global_timer = priv->global_timer;
24 u32 low, high;
25 u64 timer;
26 u32 old = readl(&global_timer->cnt_h);
27
28 while (1) {
29 low = readl(&global_timer->cnt_l);
30 high = readl(&global_timer->cnt_h);
31 if (old == high)
32 break;
33 else
34 old = high;
35 }
36 timer = high;
Sean Anderson8af7bb92020-10-07 14:37:44 -040037 return (u64)((timer << 32) | low);
Patrice Chotard347cb2e2017-02-21 13:37:05 +010038}
39
40static int sti_timer_probe(struct udevice *dev)
41{
42 struct timer_dev_priv *uc_priv = dev_get_uclass_priv(dev);
43 struct sti_timer_priv *priv = dev_get_priv(dev);
Nicolas Heemeryck5b5699c2020-03-13 23:42:44 +010044 struct clk clk;
45 int err;
46 ulong ret;
Patrice Chotard347cb2e2017-02-21 13:37:05 +010047
48 /* get arm global timer base address */
Nicolas Heemeryck123123d2020-03-13 23:42:43 +010049 priv->global_timer = (struct globaltimer *)dev_read_addr_ptr(dev);
50 if (!priv->global_timer)
51 return -ENOENT;
Patrice Chotard347cb2e2017-02-21 13:37:05 +010052
Nicolas Heemeryck5b5699c2020-03-13 23:42:44 +010053 err = clk_get_by_index(dev, 0, &clk);
54 if (!err) {
55 ret = clk_get_rate(&clk);
56 if (IS_ERR_VALUE(ret))
57 return ret;
58 uc_priv->clock_rate = ret;
59 } else {
60 uc_priv->clock_rate = CONFIG_SYS_HZ_CLOCK;
61 }
62
Patrice Chotard347cb2e2017-02-21 13:37:05 +010063 /* init timer */
64 writel(0x01, &priv->global_timer->ctl);
65
66 return 0;
67}
68
69static const struct timer_ops sti_timer_ops = {
70 .get_count = sti_timer_get_count,
71};
72
73static const struct udevice_id sti_timer_ids[] = {
74 { .compatible = "arm,cortex-a9-global-timer" },
75 {}
76};
77
78U_BOOT_DRIVER(sti_timer) = {
79 .name = "sti_timer",
80 .id = UCLASS_TIMER,
81 .of_match = sti_timer_ids,
Simon Glass41575d82020-12-03 16:55:17 -070082 .priv_auto = sizeof(struct sti_timer_priv),
Patrice Chotard347cb2e2017-02-21 13:37:05 +010083 .probe = sti_timer_probe,
84 .ops = &sti_timer_ops,
Patrice Chotard347cb2e2017-02-21 13:37:05 +010085};