blob: b7fbe5e153a011d6f7f0b7b75d71b6fcec1082e8 [file] [log] [blame]
wdenkcc1c8a12002-11-02 22:58:18 +00001/*
2 * U-Boot configuration for SIXNET SXNI855T CPU board.
3 * This board is based (loosely) on the Motorola FADS board, so this
4 * file is based (loosely) on config_FADS860T.h, see it for additional
5 * credits.
6 *
7 * Copyright (c) 2000-2002 Dave Ellis, SIXNET, dge@sixnetio.com
8 *
9 * See file CREDITS for list of people who contributed to this
10 * project.
11 *
12 * This program is free software; you can redistribute it and/or
13 * modify it under the terms of the GNU General Public License as
14 * published by the Free Software Foundation; either version 2 of
15 * the License, or (at your option) any later version.
16 *
17 * This program is distributed in the hope that it will be useful,
18 * but WITHOUT ANY WARRANTY; without even the implied warranty of
19 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
20 * GNU General Public License for more details.
21 *
22 * You should have received a copy of the GNU General Public License
23 * along with this program; if not, write to the Free Software
24 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
25 * MA 02111-1307 USA
26 *
27 */
28
29/*
30 * Memory map:
31 *
32 * ff100000 -> ff13ffff : FPGA CS1
33 * ff030000 -> ff03ffff : EXPANSION CS7
34 * ff020000 -> ff02ffff : DATA FLASH CS4
35 * ff018000 -> ff01ffff : UART B CS6/UPMB
36 * ff010000 -> ff017fff : UART A CS5/UPMB
37 * ff000000 -> ff00ffff : IMAP internal to the MPC855T
38 * f8000000 -> fbffffff : FLASH CS0 up to 64MB
39 * f4000000 -> f7ffffff : NVSRAM CS2 up to 64MB
40 * 00000000 -> 0fffffff : SDRAM CS3/UPMA up to 256MB
41 */
42
43/* ------------------------------------------------------------------------- */
44
45/*
46 * board/config.h - configuration options, board specific
47 */
48
49#ifndef __CONFIG_H
50#define __CONFIG_H
51
52/*
53 * High Level Configuration Options
54 * (easy to change)
55 */
56#include <mpc8xx_irq.h>
57
58#define CONFIG_SXNI855T 1 /* SIXNET IPm 855T CPU module */
59
60/* The 855T is just a stripped 860T and needs code for 860, so for now
61 * at least define 860, 860T and 855T
62 */
63#define CONFIG_MPC860 1
64#define CONFIG_MPC860T 1
65#define CONFIG_MPC855T 1
66
Wolfgang Denk2ae18242010-10-06 09:05:45 +020067#define CONFIG_SYS_TEXT_BASE 0xF8000000
68
wdenkcc1c8a12002-11-02 22:58:18 +000069#define CONFIG_8xx_CONS_SMC1 1 /* Console is on SMC1 */
70#undef CONFIG_8xx_CONS_SMC2
71#undef CONFIG_8xx_CONS_SCC1
72#undef CONFIG_8xx_CONS_NONE
73#define CONFIG_BAUDRATE 9600
74#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
75
76#define MPC8XX_FACT 10 /* 50 MHz is 5 MHz in times 10 */
77
78#define CONFIG_CLOCKS_IN_MHZ 1 /* clocks passsed to Linux in MHz */
79
80#if 0
81#define CONFIG_BOOTDELAY -1 /* autoboot disabled */
82#else
83#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
84#endif
85
wdenke2ffd592004-12-31 09:32:47 +000086#define CONFIG_HAS_ETH1
87
wdenk506f0442003-03-28 14:40:36 +000088/*-----------------------------------------------------------------------
89 * Definitions for status LED
90 */
91#define CONFIG_STATUS_LED 1 /* Status LED enabled */
92
93# define STATUS_LED_PAR im_ioport.iop_papar
94# define STATUS_LED_DIR im_ioport.iop_padir
95# define STATUS_LED_ODR im_ioport.iop_paodr
96# define STATUS_LED_DAT im_ioport.iop_padat
97
98# define STATUS_LED_BIT 0x8000 /* LED 0 is on PA.0 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020099# define STATUS_LED_PERIOD ((CONFIG_SYS_HZ / 2) / 5) /* blink at 5 Hz */
wdenk506f0442003-03-28 14:40:36 +0000100# define STATUS_LED_STATE STATUS_LED_BLINKING
101
102# define STATUS_LED_ACTIVE 0 /* LED on for bit == 0 */
103
104# define STATUS_LED_BOOT 0 /* LED 0 used for boot status */
105
106#ifdef DEV /* development (debug) settings */
107#define CONFIG_BOOT_LED_STATE STATUS_LED_OFF
108#else /* production settings */
109#define CONFIG_BOOT_LED_STATE STATUS_LED_ON
110#endif
111
112#define CONFIG_SHOW_BOOT_PROGRESS 1
113
wdenkcc1c8a12002-11-02 22:58:18 +0000114#define CONFIG_BOOTCOMMAND "bootm f8040000 f8100000" /* autoboot command */
115#define CONFIG_BOOTARGS "root=/dev/ram ip=off"
116
117#define CONFIG_MISC_INIT_R /* have misc_init_r() function */
118#define CONFIG_BOARD_POSTCLK_INIT /* have board_postclk_init() function */
119
120#undef CONFIG_WATCHDOG /* watchdog disabled */
121
122#define CONFIG_RTC_DS1306 /* Dallas 1306 real time clock */
123
124#define CONFIG_SOFT_I2C /* I2C bit-banged */
125/*
126 * Software (bit-bang) I2C driver configuration
127 */
128#define PB_SCL 0x00000020 /* PB 26 */
129#define PB_SDA 0x00000010 /* PB 27 */
130
131#define I2C_INIT (immr->im_cpm.cp_pbdir |= PB_SCL)
132#define I2C_ACTIVE (immr->im_cpm.cp_pbdir |= PB_SDA)
133#define I2C_TRISTATE (immr->im_cpm.cp_pbdir &= ~PB_SDA)
134#define I2C_READ ((immr->im_cpm.cp_pbdat & PB_SDA) != 0)
135#define I2C_SDA(bit) if(bit) immr->im_cpm.cp_pbdat |= PB_SDA; \
136 else immr->im_cpm.cp_pbdat &= ~PB_SDA
137#define I2C_SCL(bit) if(bit) immr->im_cpm.cp_pbdat |= PB_SCL; \
138 else immr->im_cpm.cp_pbdat &= ~PB_SCL
139#define I2C_DELAY udelay(5) /* 1/4 I2C clock duration */
140
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200141# define CONFIG_SYS_I2C_SPEED 50000
142# define CONFIG_SYS_I2C_SLAVE 0xFE
143# define CONFIG_SYS_I2C_EEPROM_ADDR 0x50 /* Atmel 24C64 */
144# define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2 /* two byte address */
wdenkcc1c8a12002-11-02 22:58:18 +0000145
146#define CONFIG_FEC_ENET 1 /* use FEC ethernet */
Marian Balakowicz63ff0042005-10-28 22:30:33 +0200147#define CONFIG_MII 1
wdenkcc1c8a12002-11-02 22:58:18 +0000148
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200149#define CONFIG_SYS_DISCOVER_PHY
wdenkcc1c8a12002-11-02 22:58:18 +0000150
wdenkcc1c8a12002-11-02 22:58:18 +0000151
Jon Loeligerfe7f7822007-07-08 15:02:44 -0500152/*
Jon Loeligera1aa0bb2007-07-10 09:22:23 -0500153 * BOOTP options
154 */
155#define CONFIG_BOOTP_BOOTFILESIZE
156#define CONFIG_BOOTP_BOOTPATH
157#define CONFIG_BOOTP_GATEWAY
158#define CONFIG_BOOTP_HOSTNAME
159
160
161/*
Jon Loeligerfe7f7822007-07-08 15:02:44 -0500162 * Command line configuration.
163 */
164#include <config_cmd_default.h>
165
166#define CONFIG_CMD_EEPROM
167#define CONFIG_CMD_JFFS2
Jon Loeligerfe7f7822007-07-08 15:02:44 -0500168#define CONFIG_CMD_DATE
169
wdenkcc1c8a12002-11-02 22:58:18 +0000170/*
171 * Miscellaneous configurable options
172 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200173#define CONFIG_SYS_LONGHELP /* undef to save a little memory */
174#define CONFIG_SYS_PROMPT "=>" /* Monitor Command Prompt */
Jon Loeligerfe7f7822007-07-08 15:02:44 -0500175#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200176#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
wdenkcc1c8a12002-11-02 22:58:18 +0000177#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200178#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
wdenkcc1c8a12002-11-02 22:58:18 +0000179#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200180#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
181#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
182#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
wdenkcc1c8a12002-11-02 22:58:18 +0000183
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200184#define CONFIG_SYS_MEMTEST_START 0x0100000 /* memtest works on */
185#define CONFIG_SYS_MEMTEST_END 0x0400000 /* 1 ... 4 MB in DRAM */
wdenkcc1c8a12002-11-02 22:58:18 +0000186
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200187#define CONFIG_SYS_LOAD_ADDR 0x00100000
wdenkcc1c8a12002-11-02 22:58:18 +0000188
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200189#define CONFIG_SYS_HZ 1000 /* decrementer freq: 1 ms ticks */
wdenkcc1c8a12002-11-02 22:58:18 +0000190
wdenkcc1c8a12002-11-02 22:58:18 +0000191/*
192 * Low Level Configuration Settings
193 * (address mappings, register initial values, etc.)
194 * You should know what you are doing if you make changes here.
195 */
196/*-----------------------------------------------------------------------
197 * Internal Memory Mapped Register
198 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200199#define CONFIG_SYS_IMMR 0xFF000000
200#define CONFIG_SYS_IMMR_SIZE ((uint)(64 * 1024))
wdenkcc1c8a12002-11-02 22:58:18 +0000201
202/*-----------------------------------------------------------------------
203 * Definitions for initial stack pointer and data area (in DPRAM)
204 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200205#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_IMMR
Wolfgang Denk553f0982010-10-26 13:32:32 +0200206#define CONFIG_SYS_INIT_RAM_SIZE 0x2F00 /* Size of used area in DPRAM */
Wolfgang Denk25ddd1f2010-10-26 14:34:52 +0200207#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200208#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
wdenkcc1c8a12002-11-02 22:58:18 +0000209
210/*-----------------------------------------------------------------------
211 * Start addresses for the final memory configuration
212 * (Set up by the startup code)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200213 * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
wdenkcc1c8a12002-11-02 22:58:18 +0000214 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200215#define CONFIG_SYS_SDRAM_BASE 0x00000000
216#define CONFIG_SYS_SRAM_BASE 0xF4000000
217#define CONFIG_SYS_SRAM_SIZE 0x04000000 /* autosize up to 64Mbyte */
wdenkcc1c8a12002-11-02 22:58:18 +0000218
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200219#define CONFIG_SYS_FLASH_BASE 0xF8000000
220#define CONFIG_SYS_FLASH_SIZE ((uint)(8 * 1024 * 1024)) /* max 8Mbyte */
wdenkcc1c8a12002-11-02 22:58:18 +0000221
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200222#define CONFIG_SYS_DFLASH_BASE 0xff020000 /* DiskOnChip or NAND FLASH */
223#define CONFIG_SYS_DFLASH_SIZE 0x00010000
wdenkcc1c8a12002-11-02 22:58:18 +0000224
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200225#define CONFIG_SYS_FPGA_BASE 0xFF100000 /* Xilinx FPGA */
226#define CONFIG_SYS_FPGA_PROG 0xFF130000 /* Programming address */
227#define CONFIG_SYS_FPGA_SIZE 0x00040000 /* 256KiB usable */
wdenkcc1c8a12002-11-02 22:58:18 +0000228
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200229#define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
230#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
231#define CONFIG_SYS_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */
wdenkcc1c8a12002-11-02 22:58:18 +0000232
233/*
234 * For booting Linux, the board info and command line data
235 * have to be in the first 8 MB of memory, since this is
236 * the maximum mapped by the Linux kernel during initialization.
237 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200238#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
wdenkcc1c8a12002-11-02 22:58:18 +0000239/*-----------------------------------------------------------------------
240 * FLASH organization
241 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200242#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
wdenkcc1c8a12002-11-02 22:58:18 +0000243/* Intel 28F640 has 135, 127 64K sectors in 8MB, + 8 more for 8K boot blocks.
244 * AMD 29LV641 has 128 64K sectors in 8MB
245 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200246#define CONFIG_SYS_MAX_FLASH_SECT 135 /* max number of sectors on one chip */
wdenkcc1c8a12002-11-02 22:58:18 +0000247
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200248#define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
249#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
wdenkcc1c8a12002-11-02 22:58:18 +0000250
251/*-----------------------------------------------------------------------
252 * Cache Configuration
253 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200254#define CONFIG_SYS_CACHELINE_SIZE 16 /* For all MPC8xx CPUs */
Jon Loeligerfe7f7822007-07-08 15:02:44 -0500255#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200256#define CONFIG_SYS_CACHELINE_SHIFT 4 /* log base 2 of the above value */
wdenkcc1c8a12002-11-02 22:58:18 +0000257#endif
258
259/*-----------------------------------------------------------------------
260 * SYPCR - System Protection Control 11-9
261 * SYPCR can only be written once after reset!
262 *-----------------------------------------------------------------------
263 * Software & Bus Monitor Timer max, Bus Monitor enable, SW Watchdog freeze
264 */
265#if defined(CONFIG_WATCHDOG)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200266#define CONFIG_SYS_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | \
wdenkcc1c8a12002-11-02 22:58:18 +0000267 SYPCR_SWE | SYPCR_SWRI| SYPCR_SWP)
268#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200269#define CONFIG_SYS_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | SYPCR_SWP)
wdenkcc1c8a12002-11-02 22:58:18 +0000270#endif
271
272/*-----------------------------------------------------------------------
273 * SIUMCR - SIU Module Configuration 11-6
274 *-----------------------------------------------------------------------
275 * PCMCIA config., multi-function pin tri-state
276 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200277#define CONFIG_SYS_SIUMCR (SIUMCR_DBGC00 | SIUMCR_DBPC00 | SIUMCR_MLRC01)
wdenkcc1c8a12002-11-02 22:58:18 +0000278
279/*-----------------------------------------------------------------------
280 * TBSCR - Time Base Status and Control 11-26
281 *-----------------------------------------------------------------------
282 * Clear Reference Interrupt Status, Timebase freezing enabled
283 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200284#define CONFIG_SYS_TBSCR (TBSCR_REFA | TBSCR_REFB | TBSCR_TBE)
wdenkcc1c8a12002-11-02 22:58:18 +0000285
286/*-----------------------------------------------------------------------
287 * PISCR - Periodic Interrupt Status and Control 11-31
288 *-----------------------------------------------------------------------
289 * Clear Periodic Interrupt Status, Interrupt Timer freezing enabled
290 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200291#define CONFIG_SYS_PISCR (PISCR_PS | PISCR_PITF)
wdenkcc1c8a12002-11-02 22:58:18 +0000292
293/*-----------------------------------------------------------------------
294 * PLPRCR - PLL, Low-Power, and Reset Control Register 15-30
295 *-----------------------------------------------------------------------
296 * set the PLL, the low-power modes and the reset control (15-29)
297 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200298#define CONFIG_SYS_PLPRCR (((MPC8XX_FACT-1) << PLPRCR_MF_SHIFT) | \
wdenkcc1c8a12002-11-02 22:58:18 +0000299 PLPRCR_SPLSS | PLPRCR_TEXPS | PLPRCR_TMIST)
300
301/*-----------------------------------------------------------------------
302 * SCCR - System Clock and reset Control Register 15-27
303 *-----------------------------------------------------------------------
304 * Set clock output, timebase and RTC source and divider,
305 * power management and some other internal clocks
306 */
307#define SCCR_MASK SCCR_EBDF11
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200308#define CONFIG_SYS_SCCR (SCCR_TBS|SCCR_COM00|SCCR_DFSYNC00|SCCR_DFBRG00|SCCR_DFNL000|SCCR_DFNH000|SCCR_DFLCD000|SCCR_DFALCD00)
wdenkcc1c8a12002-11-02 22:58:18 +0000309
310 /*-----------------------------------------------------------------------
311 *
312 *-----------------------------------------------------------------------
313 *
314 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200315#define CONFIG_SYS_DER 0
wdenkcc1c8a12002-11-02 22:58:18 +0000316
317/* Because of the way the 860 starts up and assigns CS0 the
318 * entire address space, we have to set the memory controller
319 * differently. Normally, you write the option register
320 * first, and then enable the chip select by writing the
321 * base register. For CS0, you must write the base register
322 * first, followed by the option register.
323 */
324
325/*
326 * Init Memory Controller:
327 *
328 **********************************************************
329 * BR0 and OR0 (FLASH)
330 */
331
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200332#define CONFIG_SYS_PRELIM_OR0_AM 0xFC000000 /* OR addr mask */
wdenkcc1c8a12002-11-02 22:58:18 +0000333
334/* FLASH timing: ACS = 10, TRLX = 1, CSNT = 1, SCY = 3, EHTR = 0 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200335#define CONFIG_SYS_OR_TIMING_FLASH (OR_CSNT_SAM | OR_ACS_DIV4 | OR_BI | OR_SCY_3_CLK | OR_TRLX)
wdenkcc1c8a12002-11-02 22:58:18 +0000336
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200337#define CONFIG_SYS_OR0_PRELIM (CONFIG_SYS_PRELIM_OR0_AM | CONFIG_SYS_OR_TIMING_FLASH)
wdenkcc1c8a12002-11-02 22:58:18 +0000338
339#define CONFIG_FLASH_16BIT
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200340#define CONFIG_SYS_BR0_PRELIM ((CONFIG_SYS_FLASH_BASE & BR_BA_MSK) | BR_PS_16 | BR_V )
341#define CONFIG_SYS_FLASH_PROTECTION /* need to lock/unlock sectors in hardware */
wdenkcc1c8a12002-11-02 22:58:18 +0000342
343/**********************************************************
344 * BR1 and OR1 (FPGA)
345 * These preliminary values are also the final values.
346 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200347#define CONFIG_SYS_OR_TIMING_FPGA \
wdenk7a8e9bed2003-05-31 18:35:21 +0000348 (OR_CSNT_SAM | OR_ACS_DIV2 | OR_BI | OR_SCY_4_CLK | OR_EHTR | OR_TRLX)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200349#define CONFIG_SYS_BR1_PRELIM ((CONFIG_SYS_FPGA_BASE & BR_BA_MSK) | BR_PS_8 | BR_V )
350#define CONFIG_SYS_OR1_PRELIM (((-CONFIG_SYS_FPGA_SIZE) & OR_AM_MSK) | CONFIG_SYS_OR_TIMING_FPGA)
wdenkcc1c8a12002-11-02 22:58:18 +0000351
352/**********************************************************
353 * BR4 and OR4 (data flash)
354 * These preliminary values are also the final values.
355 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200356#define CONFIG_SYS_OR_TIMING_DFLASH \
wdenk7a8e9bed2003-05-31 18:35:21 +0000357 (OR_CSNT_SAM | OR_ACS_DIV4 | OR_BI | OR_SCY_2_CLK | OR_EHTR | OR_TRLX)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200358#define CONFIG_SYS_BR4_PRELIM ((CONFIG_SYS_DFLASH_BASE & BR_BA_MSK) | BR_PS_8 | BR_V )
359#define CONFIG_SYS_OR4_PRELIM (((-CONFIG_SYS_DFLASH_SIZE) & OR_AM_MSK) | CONFIG_SYS_OR_TIMING_DFLASH)
wdenkcc1c8a12002-11-02 22:58:18 +0000360
361/**********************************************************
362 * BR5/6 and OR5/6 (Dual UART)
363 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200364#define CONFIG_SYS_DUART_SIZE 0x8000 /* 32K window, only uses 8 bytes */
365#define CONFIG_SYS_DUARTA_BASE 0xff010000
366#define CONFIG_SYS_DUARTB_BASE 0xff018000
wdenkcc1c8a12002-11-02 22:58:18 +0000367
368#define DUART_MBMR 0
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200369#define DUART_OR_VALUE (ORMASK(CONFIG_SYS_DUART_SIZE) | OR_G5LS| OR_BI)
wdenkcc1c8a12002-11-02 22:58:18 +0000370#define DUART_BR_VALUE (BR_MS_UPMB | BR_PS_8 | BR_V)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200371#define DUART_BR5_VALUE ((CONFIG_SYS_DUARTA_BASE & BR_BA_MSK ) | DUART_BR_VALUE)
372#define DUART_BR6_VALUE ((CONFIG_SYS_DUARTB_BASE & BR_BA_MSK ) | DUART_BR_VALUE)
wdenkcc1c8a12002-11-02 22:58:18 +0000373
wdenkcc1c8a12002-11-02 22:58:18 +0000374#define CONFIG_RESET_ON_PANIC /* reset if system panic() */
375
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200376#define CONFIG_ENV_IS_IN_FLASH
377#ifdef CONFIG_ENV_IS_IN_FLASH
wdenk7205e402003-09-10 22:30:53 +0000378 /* environment is in FLASH */
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200379 #define CONFIG_ENV_ADDR 0xF8040000 /* AM29LV641 or AM29LV800BT */
380 #define CONFIG_ENV_ADDR_REDUND 0xF8050000 /* AM29LV641 or AM29LV800BT */
381 #define CONFIG_ENV_SECT_SIZE 0x00010000
382 #define CONFIG_ENV_SIZE 0x00002000
wdenk7205e402003-09-10 22:30:53 +0000383#else
384 /* environment is in EEPROM */
Jean-Christophe PLAGNIOL-VILLARDbb1f8b42008-09-05 09:19:30 +0200385 #define CONFIG_ENV_IS_IN_EEPROM 1
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200386 #define CONFIG_ENV_OFFSET 0 /* at beginning of EEPROM */
387 #define CONFIG_ENV_SIZE 1024 /* Use only a part of it*/
wdenkcc1c8a12002-11-02 22:58:18 +0000388#endif
389
390#if 1
391#define CONFIG_AUTOBOOT_KEYED /* use key strings to stop autoboot */
Wolfgang Denkc37207d2008-07-16 16:38:59 +0200392#define CONFIG_AUTOBOOT_PROMPT "autoboot in %d seconds\n", bootdelay
wdenkcc1c8a12002-11-02 22:58:18 +0000393#define CONFIG_AUTOBOOT_DELAY_STR "delayabit"
394#define CONFIG_AUTOBOOT_STOP_STR " " /* easy to stop for now */
395#endif
396
397#endif /* __CONFIG_H */