blob: 19c6a3d33a0096bec5bae9a8e423c7b828e605f2 [file] [log] [blame]
Tom Rixe63e5902009-10-17 12:41:06 -05001/*
2 * (C) Copyright 2006-2009
3 * Texas Instruments Incorporated.
4 * Richard Woodruff <r-woodruff2@ti.com>
5 * Syed Mohammed Khasim <x0khasim@ti.com>
6 * Nishanth Menon <nm@ti.com>
7 *
8 * Configuration settings for the 3430 TI SDP3430 board.
9 *
10 * See file CREDITS for list of people who contributed to this
11 * project.
12 *
13 * This program is free software; you can redistribute it and/or
14 * modify it under the terms of the GNU General Public License as
15 * published by the Free Software Foundation; either version 2 of
16 * the License, or (at your option) any later version.
17 *
18 * This program is distributed in the hope that it will be useful,
19 * but WITHOUT ANY WARRANTY; without even the implied warranty of
20 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
21 * GNU General Public License for more details.
22 *
23 * You should have received a copy of the GNU General Public License
24 * along with this program; if not, write to the Free Software
25 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
26 * MA 02111-1307 USA
27 */
28
29#ifndef __CONFIG_H
30#define __CONFIG_H
31
32/* TODO: REMOVE THE FOLLOWING
33 * Retained the following till size.h is removed in u-boot
34 */
35#include <asm/sizes.h>
36/*
37 * High Level Configuration Options
38 */
Tom Rixe63e5902009-10-17 12:41:06 -050039#define CONFIG_OMAP 1 /* in a TI OMAP core */
40#define CONFIG_OMAP34XX 1 /* which is a 34XX */
Tom Rixe63e5902009-10-17 12:41:06 -050041#define CONFIG_OMAP3_3430SDP 1 /* working with SDP Rev2 */
42
Vaibhav Hiremathcae377b2010-06-07 15:20:34 -040043#define CONFIG_SDRC /* The chip has SDRC controller */
44
Tom Rixe63e5902009-10-17 12:41:06 -050045#include <asm/arch/cpu.h> /* get chip and board defs */
46#include <asm/arch/omap3.h>
47
48/*
49 * NOTE: these #defines presume standard SDP jumper settings.
50 * In particular:
51 * - 26 MHz clock (not 19.2 or 38.4 MHz)
52 * - Boot from 128MB NOR, not NAND or OneNAND
53 *
54 * At this writing, OMAP3 U-Boot support doesn't permit concurrent
55 * support for all the flash types the board supports.
56 */
57#define CONFIG_DISPLAY_CPUINFO 1
58#define CONFIG_DISPLAY_BOARDINFO 1
59
60/* Clock Defines */
61#define V_OSCK 26000000 /* Clock output from T2 */
62#define V_SCLK (V_OSCK >> 1)
63
Tom Rixe63e5902009-10-17 12:41:06 -050064#define CONFIG_MISC_INIT_R
65
66#define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
67#define CONFIG_SETUP_MEMORY_TAGS 1
68#define CONFIG_INITRD_TAG 1
69#define CONFIG_REVISION_TAG 1
70
Grant Likely2fa8ca92011-03-28 09:59:07 +000071#define CONFIG_OF_LIBFDT 1
72
Tom Rixe63e5902009-10-17 12:41:06 -050073/*
74 * Size of malloc() pool
75 * Total Size Environment - 256k
76 * Malloc - add 256k
77 */
78#define CONFIG_ENV_SIZE (256 << 10)
79#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (256 << 10))
Tom Rixe63e5902009-10-17 12:41:06 -050080
81/*--------------------------------------------------------------------------*/
82
83/*
84 * Hardware drivers
85 */
86
87/*
88 * TWL4030
89 */
90#define CONFIG_TWL4030_POWER 1
91
92/*
93 * serial port - NS16550 compatible
94 */
95#define V_NS16550_CLK 48000000 /* 48MHz (APLL96/2) */
96
97#define CONFIG_SYS_NS16550
98#define CONFIG_SYS_NS16550_SERIAL
99#define CONFIG_SYS_NS16550_REG_SIZE (-4)
100#define CONFIG_SYS_NS16550_CLK V_NS16550_CLK
101
102/* Original SDP u-boot used UART1 and thus J8 (innermost); that can be
103 * swapped with UART2 via jumpering. Downsides of using J8: it doesn't
104 * support UART boot (that's only for UART3); it prevents sharing a Linux
105 * kernel (LL_DEBUG_UART3) or filesystem (getty ttyS2) with most boards.
106 *
107 * UART boot uses UART3 on J9, and the SDP user's guide says to use
108 * that for console. Downsides of using J9: you can't use IRDA too;
109 * since UART3 isn't in the CORE power domain, it may be a bit less
110 * usable in certain PM-sensitive debug scenarios.
111 */
112#undef CONSOLE_J9 /* else J8/UART1 (innermost) */
113
114#ifdef CONSOLE_J9
115#define CONFIG_CONS_INDEX 3
116#define CONFIG_SYS_NS16550_COM3 OMAP34XX_UART3
117#define CONFIG_SERIAL3 3 /* UART3 */
118#else
119#define CONFIG_CONS_INDEX 1
120#define CONFIG_SYS_NS16550_COM1 OMAP34XX_UART1
121#define CONFIG_SERIAL1 1 /* UART1 */
122#endif
123
124#define CONFIG_ENV_OVERWRITE
125#define CONFIG_BAUDRATE 115200
126#define CONFIG_SYS_BAUDRATE_TABLE {4800, 9600, 19200, 38400, 57600,\
127 115200}
128
129/*
130 * I2C for power management setup
131 */
132#define CONFIG_HARD_I2C 1
133#define CONFIG_SYS_I2C_SPEED 100000
134#define CONFIG_SYS_I2C_SLAVE 1
Tom Rixe63e5902009-10-17 12:41:06 -0500135#define CONFIG_DRIVER_OMAP34XX_I2C 1
136
Tom Rixe63e5902009-10-17 12:41:06 -0500137/* OMITTED: single 1 Gbit MT29F1G NAND flash */
138
139/*
140 * NOR boot support - single 1 Gbit PF48F6000M0 Strataflash
141 */
142#define CONFIG_SYS_FLASH_BASE 0x10000000
143#define CONFIG_FLASH_CFI_DRIVER 1 /* Use drivers/cfi_flash.c */
144#define CONFIG_SYS_FLASH_CFI 1 /* use CFI geometry data */
145#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1 /* ~10x faster writes */
146#define CONFIG_SYS_FLASH_PROTECTION 1 /* hardware sector protection */
147#define CONFIG_SYS_FLASH_EMPTY_INFO 1 /* flinfo 'E' for empty */
148#define CONFIG_SYS_FLASH_BANKS_LIST {CONFIG_SYS_FLASH_BASE}
149#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of flash banks */
150
151#define CONFIG_SYS_FLASH_CFI_WIDTH 2
152#define PHYS_FLASH_SIZE (128 << 20)
153#define CONFIG_SYS_MAX_FLASH_SECT 512 /* max sectors on one chip */
154
Tom Rixe63e5902009-10-17 12:41:06 -0500155/* OMITTED: single 2 Gbit KFM2G16 OneNAND flash */
156
157#define CONFIG_ENV_IS_IN_FLASH 1
158#define CONFIG_SYS_ENV_SECT_SIZE (256 << 10)
159#define CONFIG_ENV_OFFSET CONFIG_SYS_ENV_SECT_SIZE
160#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + CONFIG_SYS_ENV_SECT_SIZE)
161/*--------------------------------------------------------------------------*/
162
163/* commands to include */
164#include <config_cmd_default.h>
165
166/* Enabled commands */
167#define CONFIG_CMD_DHCP /* DHCP Support */
168#define CONFIG_CMD_EXT2 /* EXT2 Support */
169#define CONFIG_CMD_FAT /* FAT support */
170#define CONFIG_CMD_I2C /* I2C serial bus support */
171#define CONFIG_CMD_JFFS2 /* JFFS2 Support */
172#define CONFIG_CMD_MMC /* MMC support */
173#define CONFIG_CMD_NET
174
175/* Disabled commands */
176#undef CONFIG_CMD_FPGA /* FPGA configuration Support */
177#undef CONFIG_CMD_IMLS /* List all found images */
178
179/*--------------------------------------------------------------------------*/
180/*
181 * MMC boot support
182 */
183
184#if defined(CONFIG_CMD_MMC)
Tom Rini7cc862b2011-09-03 21:52:21 -0400185#define CONFIG_GENERIC_MMC 1
Tom Rixe63e5902009-10-17 12:41:06 -0500186#define CONFIG_MMC 1
Tom Rini7cc862b2011-09-03 21:52:21 -0400187#define CONFIG_OMAP_HSMMC 1
Tom Rixe63e5902009-10-17 12:41:06 -0500188#define CONFIG_DOS_PARTITION 1
189#endif
190
191/*----------------------------------------------------------------------------
192 * SMSC9115 Ethernet from SMSC9118 family
193 *----------------------------------------------------------------------------
194 */
195#if defined(CONFIG_CMD_NET)
196
Nishanth Menona1725992009-10-16 00:06:36 -0500197#define CONFIG_LAN91C96
Tom Rixe63e5902009-10-17 12:41:06 -0500198#define CONFIG_LAN91C96_BASE DEBUG_BASE
199#define CONFIG_LAN91C96_EXT_PHY
200
201#define CONFIG_BOOTP_SEND_HOSTNAME
202/*
203 * BOOTP fields
204 */
205#define CONFIG_BOOTP_SUBNETMASK 0x00000001
206#define CONFIG_BOOTP_GATEWAY 0x00000002
207#define CONFIG_BOOTP_HOSTNAME 0x00000004
208#define CONFIG_BOOTP_BOOTPATH 0x00000010
209#endif /* (CONFIG_CMD_NET) */
210
211/*
212 * Environment setup
213 *
214 * Default boot order: mmc bootscript, MMC uImage, NOR image.
215 * Network booting environment must be configured at site.
216 */
217
218/* allow overwriting serial config and ethaddr */
219#define CONFIG_ENV_OVERWRITE
220
221#define CONFIG_EXTRA_ENV_SETTINGS \
222 "loadaddr=0x82000000\0" \
223 "console=ttyS0,115200n8\0" \
224 "mmcargs=setenv bootargs console=${console} " \
225 "root=/dev/mmcblk0p2 rw " \
226 "rootfstype=ext3 rootwait\0" \
227 "norargs=setenv bootargs console=${console} " \
228 "root=/dev/mtdblock3 rw " \
229 "rootfstype=jffs2\0" \
230 "loadbootscript=fatload mmc 0 ${loadaddr} boot.scr\0" \
231 "bootscript=echo Running bootscript from MMC/SD ...; " \
232 "autoscr ${loadaddr}\0" \
233 "loaduimage=fatload mmc 0 ${loadaddr} uImage\0" \
234 "mmcboot=echo Booting from MMC/SD ...; " \
235 "run mmcargs; " \
236 "bootm ${loadaddr}\0" \
237 "norboot=echo Booting from NOR ...; " \
238 "run norargs; " \
239 "bootm 0x80000\0" \
240
241#define CONFIG_BOOTCOMMAND \
242 "if mmcinit; then " \
243 "if run loadbootscript; then " \
244 "run bootscript; " \
245 "else " \
246 "if run loaduimage; then " \
247 "run mmcboot; " \
248 "else run norboot; " \
249 "fi; " \
250 "fi; " \
251 "else run norboot; fi"
252
253#define CONFIG_AUTO_COMPLETE 1
254
255/*--------------------------------------------------------------------------*/
256
257/*
258 * Miscellaneous configurable options
259 */
Tom Rixe63e5902009-10-17 12:41:06 -0500260
261#define CONFIG_SYS_LONGHELP /* undef to save memory */
262#define CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */
Robert P. J. Day1270ec12009-12-12 12:10:33 -0500263#define CONFIG_SYS_PROMPT "OMAP34XX SDP # "
Vaibhav Hiremathf62b1252011-09-03 21:24:19 -0400264#define CONFIG_SYS_CBSIZE 512 /* Console I/O Buffer Size */
Tom Rixe63e5902009-10-17 12:41:06 -0500265/* Print Buffer Size */
266#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
267 sizeof(CONFIG_SYS_PROMPT) + 16)
268#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
269/* Boot Argument Buffer Size */
270#define CONFIG_SYS_BARGSIZE (CONFIG_SYS_CBSIZE)
271
272/* SDRAM Test range - start at 16 meg boundary -ends at 32Meg -
273 * a basic sanity check ONLY
274 * IF you would like to increase coverage, increase the end address
275 * or run the test with custom options
276 */
277#define CONFIG_SYS_MEMTEST_START (OMAP34XX_SDRC_CS0 + 0x01000000)
278#define CONFIG_SYS_MEMTEST_END (OMAP34XX_SDRC_CS0 + (32 << 20))
279
280/* Default load address */
281#define CONFIG_SYS_LOAD_ADDR (OMAP34XX_SDRC_CS0)
282
283/*--------------------------------------------------------------------------*/
284
285/*
286 * 3430 has 12 GP timers, they can be driven by the SysClk (12/13/19.2) or by
287 * 32KHz clk, or from external sig. This rate is divided by a local divisor.
288 */
289#define CONFIG_SYS_TIMERBASE (OMAP34XX_GPT2)
290#define CONFIG_SYS_PTV 2 /* Divisor: 2^(PTV+1) => 8 */
291#define CONFIG_SYS_HZ 1000
292
Dirk Behme5ec789f2010-11-30 11:10:40 -0500293#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
294#define CONFIG_SYS_INIT_RAM_ADDR 0x4020f800
295#define CONFIG_SYS_INIT_RAM_SIZE 0x800
296#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
297 CONFIG_SYS_INIT_RAM_SIZE - \
298 GENERATED_GBL_DATA_SIZE)
Tom Rixe63e5902009-10-17 12:41:06 -0500299/*
300 * SDRAM Memory Map
301 */
302#define CONFIG_NR_DRAM_BANKS 2 /* CS1 may or may not be populated */
303#define PHYS_SDRAM_1 OMAP34XX_SDRC_CS0
Tom Rixe63e5902009-10-17 12:41:06 -0500304#define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1
305
Tom Rixe63e5902009-10-17 12:41:06 -0500306/*--------------------------------------------------------------------------*/
307
308/*
309 * NOR FLASH usage ... default nCS0:
310 * - one 256KB sector for U-Boot
311 * - one 256KB sector for its parameters (not all used)
312 * - eight sectors (2 MB) for kernel
313 * - rest for JFFS2
314 */
315
316/* Monitor at start of flash */
317#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
318#define CONFIG_SYS_MONITOR_LEN (256 << 10)
319
Tom Rixe63e5902009-10-17 12:41:06 -0500320/*
321 * NAND FLASH usage ... default nCS1:
322 * - four 128KB sectors for X-Loader
323 * - four 128KB sectors for U-Boot
324 * - two 128KB sector for its parameters
325 * - 32 sectors (4 MB) for kernel
326 * - rest for filesystem
327 */
328
329/*
330 * OneNAND FLASH usage ... default nCS2:
331 * - four 128KB sectors for X-Loader
332 * - two 128KB sectors for U-Boot
333 * - one 128KB sector for its parameters
334 * - sixteen sectors (2 MB) for kernel
335 * - rest for filesystem
336 */
337
Aneesh V8e408522011-11-21 23:38:59 +0000338#define CONFIG_SYS_CACHELINE_SIZE 64
339
Tom Rixe63e5902009-10-17 12:41:06 -0500340#endif /* __CONFIG_H */