blob: 8dd7a28e2670c98492078e4bcd52be56ac2d6164 [file] [log] [blame]
Stephen Warrenefad6cf2012-08-05 16:07:21 +00001/*
2 * Copyright (C) 2012 Vikram Narayananan
3 * <vikram186@gmail.com>
4 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02005 * SPDX-License-Identifier: GPL-2.0+
Stephen Warrenefad6cf2012-08-05 16:07:21 +00006 */
7
8#include <common.h>
Simon Glass41e98e02014-09-22 17:30:56 -06009#include <dm.h>
10#include <errno.h>
Stephen Warrenefad6cf2012-08-05 16:07:21 +000011#include <asm/gpio.h>
12#include <asm/io.h>
13
Simon Glass41e98e02014-09-22 17:30:56 -060014struct bcm2835_gpios {
Simon Glass41e98e02014-09-22 17:30:56 -060015 struct bcm2835_gpio_regs *reg;
16};
17
Simon Glass41e98e02014-09-22 17:30:56 -060018static int bcm2835_gpio_direction_input(struct udevice *dev, unsigned gpio)
19{
20 struct bcm2835_gpios *gpios = dev_get_priv(dev);
Stephen Warrenefad6cf2012-08-05 16:07:21 +000021 unsigned val;
22
Simon Glass41e98e02014-09-22 17:30:56 -060023 val = readl(&gpios->reg->gpfsel[BCM2835_GPIO_FSEL_BANK(gpio)]);
Stephen Warrenefad6cf2012-08-05 16:07:21 +000024 val &= ~(BCM2835_GPIO_FSEL_MASK << BCM2835_GPIO_FSEL_SHIFT(gpio));
25 val |= (BCM2835_GPIO_INPUT << BCM2835_GPIO_FSEL_SHIFT(gpio));
Simon Glass41e98e02014-09-22 17:30:56 -060026 writel(val, &gpios->reg->gpfsel[BCM2835_GPIO_FSEL_BANK(gpio)]);
Stephen Warrenefad6cf2012-08-05 16:07:21 +000027
28 return 0;
29}
30
Simon Glass41e98e02014-09-22 17:30:56 -060031static int bcm2835_gpio_direction_output(struct udevice *dev, unsigned gpio,
32 int value)
Stephen Warrenefad6cf2012-08-05 16:07:21 +000033{
Simon Glass41e98e02014-09-22 17:30:56 -060034 struct bcm2835_gpios *gpios = dev_get_priv(dev);
Stephen Warrenefad6cf2012-08-05 16:07:21 +000035 unsigned val;
36
37 gpio_set_value(gpio, value);
38
Simon Glass41e98e02014-09-22 17:30:56 -060039 val = readl(&gpios->reg->gpfsel[BCM2835_GPIO_FSEL_BANK(gpio)]);
Stephen Warrenefad6cf2012-08-05 16:07:21 +000040 val &= ~(BCM2835_GPIO_FSEL_MASK << BCM2835_GPIO_FSEL_SHIFT(gpio));
41 val |= (BCM2835_GPIO_OUTPUT << BCM2835_GPIO_FSEL_SHIFT(gpio));
Simon Glass41e98e02014-09-22 17:30:56 -060042 writel(val, &gpios->reg->gpfsel[BCM2835_GPIO_FSEL_BANK(gpio)]);
Stephen Warrenefad6cf2012-08-05 16:07:21 +000043
44 return 0;
45}
46
Simon Glass41e98e02014-09-22 17:30:56 -060047static int bcm2835_get_value(const struct bcm2835_gpios *gpios, unsigned gpio)
48{
Stephen Warrenefad6cf2012-08-05 16:07:21 +000049 unsigned val;
50
Simon Glass41e98e02014-09-22 17:30:56 -060051 val = readl(&gpios->reg->gplev[BCM2835_GPIO_COMMON_BANK(gpio)]);
Stephen Warrenefad6cf2012-08-05 16:07:21 +000052
53 return (val >> BCM2835_GPIO_COMMON_SHIFT(gpio)) & 0x1;
54}
55
Simon Glass41e98e02014-09-22 17:30:56 -060056static int bcm2835_gpio_get_value(struct udevice *dev, unsigned gpio)
Stephen Warrenefad6cf2012-08-05 16:07:21 +000057{
Simon Glass41e98e02014-09-22 17:30:56 -060058 const struct bcm2835_gpios *gpios = dev_get_priv(dev);
59
60 return bcm2835_get_value(gpios, gpio);
61}
62
63static int bcm2835_gpio_set_value(struct udevice *dev, unsigned gpio,
64 int value)
65{
66 struct bcm2835_gpios *gpios = dev_get_priv(dev);
67 u32 *output_reg = value ? gpios->reg->gpset : gpios->reg->gpclr;
Stephen Warrenefad6cf2012-08-05 16:07:21 +000068
69 writel(1 << BCM2835_GPIO_COMMON_SHIFT(gpio),
70 &output_reg[BCM2835_GPIO_COMMON_BANK(gpio)]);
71
72 return 0;
73}
Simon Glass41e98e02014-09-22 17:30:56 -060074
Alexander Graf04a993f2016-08-11 13:38:31 +020075int bcm2835_gpio_get_func_id(struct udevice *dev, unsigned gpio)
Simon Glass41e98e02014-09-22 17:30:56 -060076{
77 struct bcm2835_gpios *gpios = dev_get_priv(dev);
Alexander Graf04a993f2016-08-11 13:38:31 +020078 u32 val;
Simon Glass41e98e02014-09-22 17:30:56 -060079
Alexander Graf04a993f2016-08-11 13:38:31 +020080 val = readl(&gpios->reg->gpfsel[BCM2835_GPIO_FSEL_BANK(gpio)]);
81
82 return (val >> BCM2835_GPIO_FSEL_SHIFT(gpio) & BCM2835_GPIO_FSEL_MASK);
83}
84
85static int bcm2835_gpio_get_function(struct udevice *dev, unsigned offset)
86{
87 int funcid = bcm2835_gpio_get_func_id(dev, offset);
88
89 switch (funcid) {
90 case BCM2835_GPIO_OUTPUT:
Simon Glass41e98e02014-09-22 17:30:56 -060091 return GPIOF_OUTPUT;
Alexander Graf04a993f2016-08-11 13:38:31 +020092 case BCM2835_GPIO_INPUT:
Simon Glass41e98e02014-09-22 17:30:56 -060093 return GPIOF_INPUT;
Alexander Graf04a993f2016-08-11 13:38:31 +020094 default:
95 return GPIOF_FUNC;
96 }
Simon Glass41e98e02014-09-22 17:30:56 -060097}
98
Simon Glass41e98e02014-09-22 17:30:56 -060099
100static const struct dm_gpio_ops gpio_bcm2835_ops = {
Simon Glass41e98e02014-09-22 17:30:56 -0600101 .direction_input = bcm2835_gpio_direction_input,
102 .direction_output = bcm2835_gpio_direction_output,
103 .get_value = bcm2835_gpio_get_value,
104 .set_value = bcm2835_gpio_set_value,
105 .get_function = bcm2835_gpio_get_function,
Simon Glass41e98e02014-09-22 17:30:56 -0600106};
107
108static int bcm2835_gpio_probe(struct udevice *dev)
109{
110 struct bcm2835_gpios *gpios = dev_get_priv(dev);
111 struct bcm2835_gpio_platdata *plat = dev_get_platdata(dev);
Simon Glasse564f052015-03-05 12:25:20 -0700112 struct gpio_dev_priv *uc_priv = dev_get_uclass_priv(dev);
Simon Glass41e98e02014-09-22 17:30:56 -0600113
114 uc_priv->bank_name = "GPIO";
115 uc_priv->gpio_count = BCM2835_GPIO_COUNT;
116 gpios->reg = (struct bcm2835_gpio_regs *)plat->base;
117
118 return 0;
119}
120
121U_BOOT_DRIVER(gpio_bcm2835) = {
122 .name = "gpio_bcm2835",
123 .id = UCLASS_GPIO,
124 .ops = &gpio_bcm2835_ops,
125 .probe = bcm2835_gpio_probe,
Alexander Graf601147b2016-08-15 17:48:51 +0200126 .flags = DM_FLAG_PRE_RELOC,
Simon Glass41e98e02014-09-22 17:30:56 -0600127 .priv_auto_alloc_size = sizeof(struct bcm2835_gpios),
128};