blob: 88a885463d40ed53434d1767996e0065f1800fcc [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Matthias Weisser39f0023e2011-07-06 00:28:33 +00002/*
3 * (c) 2011 Graf-Syteco, Matthias Weisser
4 * <weisserm@arcor.de>
5 *
6 * Configuation settings for the zmx25 board
Matthias Weisser39f0023e2011-07-06 00:28:33 +00007 */
8
9#ifndef __CONFIG_H
10#define __CONFIG_H
11
Rob Herring3dae5b52013-10-04 10:22:44 -050012#include <asm/arch/imx-regs.h>
13
Rob Herring3dae5b52013-10-04 10:22:44 -050014#define CONFIG_SYS_TIMER_RATE 32768
15#define CONFIG_SYS_TIMER_COUNTER \
16 (&((struct gpt_regs *)IMX_GPT1_BASE)->counter)
17
Tom Rini94ba26f2017-01-25 20:42:35 -050018#define CONFIG_MACH_TYPE MACH_TYPE_ZMX25
Matthias Weisser39f0023e2011-07-06 00:28:33 +000019/*
20 * Environment settings
21 */
22#define CONFIG_EXTRA_ENV_SETTINGS \
23 "gs_fast_boot=setenv bootdelay 5\0" \
24 "gs_slow_boot=setenv bootdelay 10\0" \
25 "bootcmd=dcache off; mw.l 0x81000000 0 1024; usb start;" \
26 "fatls usb 0; fatload usb 0 0x81000000 zmx25-init.bin;" \
27 "bootm 0x81000000; bootelf 0x81000000\0"
28
29#define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
30#define CONFIG_SETUP_MEMORY_TAGS
31#define CONFIG_INITRD_TAG
Matthias Weisser39f0023e2011-07-06 00:28:33 +000032
33/*
Matthias Weisser39f0023e2011-07-06 00:28:33 +000034 * Hardware drivers
35 */
36
37/*
Matthias Weisser39f0023e2011-07-06 00:28:33 +000038 * Serial
39 */
Stefano Babic40f6fff2011-11-22 15:22:39 +010040#define CONFIG_MXC_UART_BASE UART2_BASE
Matthias Weisser39f0023e2011-07-06 00:28:33 +000041
42/*
43 * Ethernet
44 */
45#define CONFIG_FEC_MXC
46#define CONFIG_FEC_MXC_PHYADDR 0x00
Matthias Weisser39f0023e2011-07-06 00:28:33 +000047
48/*
49 * BOOTP options
50 */
51#define CONFIG_BOOTP_BOOTFILESIZE
Matthias Weisser39f0023e2011-07-06 00:28:33 +000052
53/*
Matthias Weisser39f0023e2011-07-06 00:28:33 +000054 * USB
55 */
56#ifdef CONFIG_CMD_USB
Matthias Weisser39f0023e2011-07-06 00:28:33 +000057#define CONFIG_USB_EHCI_MXC
58#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
Benoît Thébaudeau9fa3d092012-11-13 09:57:48 +000059#define CONFIG_MXC_USB_PORT 1
60#define CONFIG_MXC_USB_PORTSC MXC_EHCI_MODE_SERIAL
61#define CONFIG_MXC_USB_FLAGS (MXC_EHCI_INTERNAL_PHY | MXC_EHCI_IPPUE_DOWN)
Matthias Weisser39f0023e2011-07-06 00:28:33 +000062#define CONFIG_EHCI_IS_TDI
Matthias Weisser39f0023e2011-07-06 00:28:33 +000063#endif /* CONFIG_CMD_USB */
64
65/* SDRAM */
Matthias Weisser39f0023e2011-07-06 00:28:33 +000066#define PHYS_SDRAM 0x80000000 /* start address of LPDDRRAM */
67#define PHYS_SDRAM_SIZE 0x04000000 /* 64 megs */
68
69#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
70#define CONFIG_SYS_INIT_SP_ADDR 0x78020000 /* end of internal SRAM */
71
72/*
73 * FLASH and environment organization
74 */
75#define CONFIG_SYS_FLASH_BASE 0xA0000000
76#define CONFIG_SYS_MAX_FLASH_BANKS 1
77#define CONFIG_SYS_MAX_FLASH_SECT 256
78
Matthias Weisser39f0023e2011-07-06 00:28:33 +000079/*
80 * CFI FLASH driver setup
81 */
Matthias Weisser39f0023e2011-07-06 00:28:33 +000082
83#define CONFIG_SYS_LOAD_ADDR CONFIG_SYS_SDRAM_BASE
84
Matthias Weisser39f0023e2011-07-06 00:28:33 +000085
86/*
87 * Size of malloc() pool
88 */
89#define CONFIG_SYS_MALLOC_LEN (0x400000 - 0x8000)
Matthias Weisser39f0023e2011-07-06 00:28:33 +000090
91#endif /* __CONFIG_H */