Gitiles
Code Review Sign In
gerrit.devboardsforandroid.linaro.org / platform / external / u-boot / 2e7eb12e5c81dedaff12b0cea2341dc681d8c726 / . / arch / mips / Kconfig
blob: dc34c18258cbf9aad441fd1b8145ecfd88f13a76 [file] [log] [blame]
Masahiro Yamadadd840582014-07-30 14:08:14 +0900[diff] [blame]1menu "MIPS architecture"
2 depends on MIPS
3
4config SYS_ARCH
Masahiro Yamadadd840582014-07-30 14:08:14 +0900[diff] [blame]5 default "mips"
6
Daniel Schwierzeckb9863b62014-10-26 14:14:07 +0100[diff] [blame]7config SYS_CPU
Paul Burton20286cd2016-05-16 10:52:11 +0100[diff] [blame]8 default "mips32" if CPU_MIPS32
9 default "mips64" if CPU_MIPS64
Daniel Schwierzeckb9863b62014-10-26 14:14:07 +0100[diff] [blame]10
Masahiro Yamadadd840582014-07-30 14:08:14 +0900[diff] [blame]11choice
12 prompt "Target select"
Joe Hershbergera26cd042015-05-12 14:46:23 -0500[diff] [blame]13 optional
Masahiro Yamadadd840582014-07-30 14:08:14 +0900[diff] [blame]14
15config TARGET_QEMU_MIPS
16 bool "Support qemu-mips"
Daniel Schwierzeck0e1dc342014-10-26 14:14:07 +0100[diff] [blame]17 select SUPPORTS_BIG_ENDIAN
18 select SUPPORTS_LITTLE_ENDIAN
Daniel Schwierzeck02611cb2014-10-26 14:14:07 +0100[diff] [blame]19 select SUPPORTS_CPU_MIPS32_R1
20 select SUPPORTS_CPU_MIPS32_R2
Daniel Schwierzeckaa45f752014-10-26 14:14:07 +0100[diff] [blame]21 select SUPPORTS_CPU_MIPS64_R1
22 select SUPPORTS_CPU_MIPS64_R2
Masahiro Yamadadd840582014-07-30 14:08:14 +0900[diff] [blame]23
24config TARGET_MALTA
25 bool "Support malta"
Paul Burton05e34252016-01-29 13:54:52 +0000[diff] [blame]26 select DYNAMIC_IO_PORT_BASE
Daniel Schwierzeck0e1dc342014-10-26 14:14:07 +0100[diff] [blame]27 select SUPPORTS_BIG_ENDIAN
28 select SUPPORTS_LITTLE_ENDIAN
Daniel Schwierzeck02611cb2014-10-26 14:14:07 +0100[diff] [blame]29 select SUPPORTS_CPU_MIPS32_R1
30 select SUPPORTS_CPU_MIPS32_R2
Paul Burton40ba13c2016-05-16 10:52:14 +0100[diff] [blame]31 select SUPPORTS_CPU_MIPS32_R6
Daniel Schwierzeck9d638ee2015-01-18 22:00:18 +0100[diff] [blame]32 select SWAP_IO_SPACE
Daniel Schwierzeckf53830e2016-01-09 17:32:50 +0100[diff] [blame]33 select MIPS_L1_CACHE_SHIFT_6
Masahiro Yamadadd840582014-07-30 14:08:14 +0900[diff] [blame]34
35config TARGET_VCT
36 bool "Support vct"
Daniel Schwierzeck0e1dc342014-10-26 14:14:07 +0100[diff] [blame]37 select SUPPORTS_BIG_ENDIAN
Daniel Schwierzeck02611cb2014-10-26 14:14:07 +0100[diff] [blame]38 select SUPPORTS_CPU_MIPS32_R1
39 select SUPPORTS_CPU_MIPS32_R2
Paul Burtondd7c7202015-01-29 01:28:02 +0000[diff] [blame]40 select SYS_MIPS_CACHE_INIT_RAM_LOAD
Masahiro Yamadadd840582014-07-30 14:08:14 +0900[diff] [blame]41
42config TARGET_DBAU1X00
43 bool "Support dbau1x00"
Daniel Schwierzeck0e1dc342014-10-26 14:14:07 +0100[diff] [blame]44 select SUPPORTS_BIG_ENDIAN
45 select SUPPORTS_LITTLE_ENDIAN
Daniel Schwierzeck02611cb2014-10-26 14:14:07 +0100[diff] [blame]46 select SUPPORTS_CPU_MIPS32_R1
47 select SUPPORTS_CPU_MIPS32_R2
Paul Burtondd7c7202015-01-29 01:28:02 +0000[diff] [blame]48 select SYS_MIPS_CACHE_INIT_RAM_LOAD
Daniel Schwierzeck0315a282015-12-26 19:55:37 +0100[diff] [blame]49 select MIPS_TUNE_4KC
Masahiro Yamadadd840582014-07-30 14:08:14 +0900[diff] [blame]50
51config TARGET_PB1X00
52 bool "Support pb1x00"
Daniel Schwierzeck0e1dc342014-10-26 14:14:07 +0100[diff] [blame]53 select SUPPORTS_LITTLE_ENDIAN
Daniel Schwierzeck02611cb2014-10-26 14:14:07 +0100[diff] [blame]54 select SUPPORTS_CPU_MIPS32_R1
55 select SUPPORTS_CPU_MIPS32_R2
Paul Burtondd7c7202015-01-29 01:28:02 +0000[diff] [blame]56 select SYS_MIPS_CACHE_INIT_RAM_LOAD
Daniel Schwierzeck0315a282015-12-26 19:55:37 +0100[diff] [blame]57 select MIPS_TUNE_4KC
Masahiro Yamadadd840582014-07-30 14:08:14 +0900[diff] [blame]58
Wills Wang1d3d0f12016-03-16 16:59:52 +0800[diff] [blame]59config ARCH_ATH79
60 bool "Support QCA/Atheros ath79"
61 select OF_CONTROL
62 select DM
63
Purna Chandra Mandal32c1a6e2016-01-28 15:30:10 +0530[diff] [blame]64config MACH_PIC32
65 bool "Support Microchip PIC32"
66 select OF_CONTROL
67 select DM
68
Masahiro Yamadadd840582014-07-30 14:08:14 +0900[diff] [blame]69endchoice
70
71source "board/dbau1x00/Kconfig"
72source "board/imgtec/malta/Kconfig"
73source "board/micronas/vct/Kconfig"
74source "board/pb1x00/Kconfig"
75source "board/qemu-mips/Kconfig"
Wills Wang1d3d0f12016-03-16 16:59:52 +0800[diff] [blame]76source "arch/mips/mach-ath79/Kconfig"
Purna Chandra Mandal32c1a6e2016-01-28 15:30:10 +0530[diff] [blame]77source "arch/mips/mach-pic32/Kconfig"
Masahiro Yamadadd840582014-07-30 14:08:14 +0900[diff] [blame]78
Daniel Schwierzeck0e1dc342014-10-26 14:14:07 +0100[diff] [blame]79if MIPS
80
81choice
82 prompt "Endianness selection"
83 help
84 Some MIPS boards can be configured for either little or big endian
85 byte order. These modes require different U-Boot images. In general there
86 is one preferred byteorder for a particular system but some systems are
87 just as commonly used in the one or the other endianness.
88
89config SYS_BIG_ENDIAN
90 bool "Big endian"
91 depends on SUPPORTS_BIG_ENDIAN
92
93config SYS_LITTLE_ENDIAN
94 bool "Little endian"
95 depends on SUPPORTS_LITTLE_ENDIAN
96
97endchoice
98
Daniel Schwierzeck02611cb2014-10-26 14:14:07 +0100[diff] [blame]99choice
100 prompt "CPU selection"
101 default CPU_MIPS32_R2
102
103config CPU_MIPS32_R1
104 bool "MIPS32 Release 1"
105 depends on SUPPORTS_CPU_MIPS32_R1
106 select 32BIT
107 help
Paul Burtonc52ebea2016-05-16 10:52:12 +0100[diff] [blame]108 Choose this option to build an U-Boot for release 1 through 5 of the
Daniel Schwierzeck02611cb2014-10-26 14:14:07 +0100[diff] [blame]109 MIPS32 architecture.
110
111config CPU_MIPS32_R2
112 bool "MIPS32 Release 2"
113 depends on SUPPORTS_CPU_MIPS32_R2
114 select 32BIT
115 help
Paul Burtonc52ebea2016-05-16 10:52:12 +0100[diff] [blame]116 Choose this option to build an U-Boot for release 2 through 5 of the
117 MIPS32 architecture.
118
119config CPU_MIPS32_R6
120 bool "MIPS32 Release 6"
121 depends on SUPPORTS_CPU_MIPS32_R6
122 select 32BIT
123 help
124 Choose this option to build an U-Boot for release 6 or later of the
Daniel Schwierzeck02611cb2014-10-26 14:14:07 +0100[diff] [blame]125 MIPS32 architecture.
126
127config CPU_MIPS64_R1
128 bool "MIPS64 Release 1"
129 depends on SUPPORTS_CPU_MIPS64_R1
130 select 64BIT
131 help
Paul Burtonc52ebea2016-05-16 10:52:12 +0100[diff] [blame]132 Choose this option to build a kernel for release 1 through 5 of the
Daniel Schwierzeck02611cb2014-10-26 14:14:07 +0100[diff] [blame]133 MIPS64 architecture.
134
135config CPU_MIPS64_R2
136 bool "MIPS64 Release 2"
137 depends on SUPPORTS_CPU_MIPS64_R2
138 select 64BIT
139 help
Paul Burtonc52ebea2016-05-16 10:52:12 +0100[diff] [blame]140 Choose this option to build a kernel for release 2 through 5 of the
141 MIPS64 architecture.
142
143config CPU_MIPS64_R6
144 bool "MIPS64 Release 6"
145 depends on SUPPORTS_CPU_MIPS64_R6
146 select 64BIT
147 help
148 Choose this option to build a kernel for release 6 or later of the
Daniel Schwierzeck02611cb2014-10-26 14:14:07 +0100[diff] [blame]149 MIPS64 architecture.
150
151endchoice
152
Daniel Schwierzeck25fc6642015-01-14 21:44:13 +0100[diff] [blame]153menu "OS boot interface"
154
155config MIPS_BOOT_CMDLINE_LEGACY
156 bool "Hand over legacy command line to Linux kernel"
157 default y
158 help
159 Enable this option if you want U-Boot to hand over the Yamon-style
160 command line to the kernel. All bootargs will be prepared as argc/argv
161 compatible list. The argument count (argc) is stored in register $a0.
162 The address of the argument list (argv) is stored in register $a1.
163
Daniel Schwierzeckca65e582015-01-14 21:44:13 +0100[diff] [blame]164config MIPS_BOOT_ENV_LEGACY
165 bool "Hand over legacy environment to Linux kernel"
166 default y
167 help
168 Enable this option if you want U-Boot to hand over the Yamon-style
169 environment to the kernel. Information like memory size, initrd
170 address and size will be prepared as zero-terminated key/value list.
Robert P. J. Day1cc0a9f2016-05-04 04:47:31 -0400[diff] [blame]171 The address of the environment is stored in register $a2.
Daniel Schwierzeckca65e582015-01-14 21:44:13 +0100[diff] [blame]172
Daniel Schwierzeck5002d8c2015-01-14 21:44:13 +0100[diff] [blame]173config MIPS_BOOT_FDT
Daniel Schwierzeck90b1c9f2015-02-22 16:58:30 +0100[diff] [blame]174 bool "Hand over a flattened device tree to Linux kernel"
Daniel Schwierzeck5002d8c2015-01-14 21:44:13 +0100[diff] [blame]175 default n
176 help
177 Enable this option if you want U-Boot to hand over a flattened
Daniel Schwierzeck90b1c9f2015-02-22 16:58:30 +0100[diff] [blame]178 device tree to the kernel. According to UHI register $a0 will be set
179 to -2 and the FDT address is stored in $a1.
Daniel Schwierzeck5002d8c2015-01-14 21:44:13 +0100[diff] [blame]180
Daniel Schwierzeck25fc6642015-01-14 21:44:13 +0100[diff] [blame]181endmenu
182
Daniel Schwierzeck0e1dc342014-10-26 14:14:07 +0100[diff] [blame]183config SUPPORTS_BIG_ENDIAN
184 bool
185
186config SUPPORTS_LITTLE_ENDIAN
187 bool
188
Daniel Schwierzeck02611cb2014-10-26 14:14:07 +0100[diff] [blame]189config SUPPORTS_CPU_MIPS32_R1
190 bool
191
192config SUPPORTS_CPU_MIPS32_R2
193 bool
194
Paul Burtonc52ebea2016-05-16 10:52:12 +0100[diff] [blame]195config SUPPORTS_CPU_MIPS32_R6
196 bool
197
Daniel Schwierzeck02611cb2014-10-26 14:14:07 +0100[diff] [blame]198config SUPPORTS_CPU_MIPS64_R1
199 bool
200
201config SUPPORTS_CPU_MIPS64_R2
202 bool
203
Paul Burtonc52ebea2016-05-16 10:52:12 +0100[diff] [blame]204config SUPPORTS_CPU_MIPS64_R6
205 bool
206
Daniel Schwierzeckc57dafb2015-01-18 21:59:35 +0100[diff] [blame]207config CPU_MIPS32
208 bool
Paul Burtonc52ebea2016-05-16 10:52:12 +0100[diff] [blame]209 default y if CPU_MIPS32_R1 || CPU_MIPS32_R2 || CPU_MIPS32_R6
Daniel Schwierzeckc57dafb2015-01-18 21:59:35 +0100[diff] [blame]210
211config CPU_MIPS64
212 bool
Paul Burtonc52ebea2016-05-16 10:52:12 +0100[diff] [blame]213 default y if CPU_MIPS64_R1 || CPU_MIPS64_R2 || CPU_MIPS64_R6
Daniel Schwierzeckc57dafb2015-01-18 21:59:35 +0100[diff] [blame]214
Daniel Schwierzeck0315a282015-12-26 19:55:37 +0100[diff] [blame]215config MIPS_TUNE_4KC
216 bool
217
218config MIPS_TUNE_14KC
219 bool
220
221config MIPS_TUNE_24KC
222 bool
223
Marek Vasut0a0a9582016-05-06 20:10:33 +0200[diff] [blame]224config MIPS_TUNE_74KC
225 bool
226
Daniel Schwierzeck02611cb2014-10-26 14:14:07 +0100[diff] [blame]227config 32BIT
228 bool
229
230config 64BIT
231 bool
232
Daniel Schwierzeck9d638ee2015-01-18 22:00:18 +0100[diff] [blame]233config SWAP_IO_SPACE
234 bool
235
Paul Burtondd7c7202015-01-29 01:28:02 +0000[diff] [blame]236config SYS_MIPS_CACHE_INIT_RAM_LOAD
237 bool
238
Daniel Schwierzeckf53830e2016-01-09 17:32:50 +0100[diff] [blame]239config MIPS_L1_CACHE_SHIFT_4
240 bool
241
242config MIPS_L1_CACHE_SHIFT_5
243 bool
244
245config MIPS_L1_CACHE_SHIFT_6
246 bool
247
248config MIPS_L1_CACHE_SHIFT_7
249 bool
250
251config MIPS_L1_CACHE_SHIFT
252 int
253 default "7" if MIPS_L1_CACHE_SHIFT_7
254 default "6" if MIPS_L1_CACHE_SHIFT_6
255 default "5" if MIPS_L1_CACHE_SHIFT_5
256 default "4" if MIPS_L1_CACHE_SHIFT_4
257 default "5"
258
Paul Burton05e34252016-01-29 13:54:52 +0000[diff] [blame]259config DYNAMIC_IO_PORT_BASE
260 bool
261
Daniel Schwierzeck0e1dc342014-10-26 14:14:07 +0100[diff] [blame]262endif
263
Masahiro Yamadadd840582014-07-30 14:08:14 +0900[diff] [blame]264endmenu