Gitiles
Code Review Sign In
gerrit.devboardsforandroid.linaro.org / platform / external / u-boot / 62d638386c17d17b929ad10956c7f60825335a4e / . / configs / roc-pc-mezzanine-rk3399_defconfig
blob: be1f9db43e88959ac1aa41219f06e8ba57ae646b [file] [log] [blame]
Suniel Maheshf417d712020-04-28 15:30:19 +0530[diff] [blame]1CONFIG_ARM=y
Tom Rinia2ac2b92021-08-27 21:18:30 -0400[diff] [blame]2CONFIG_SKIP_LOWLEVEL_INIT=y
Peng Fanabf8d962022-04-13 17:47:20 +0800[diff] [blame]3CONFIG_COUNTER_FREQUENCY=24000000
Suniel Maheshf417d712020-04-28 15:30:19 +0530[diff] [blame]4CONFIG_ARCH_ROCKCHIP=y
5CONFIG_SYS_TEXT_BASE=0x00200000
Simon Glass83061db2021-07-10 21:14:30 -0600[diff] [blame]6CONFIG_SPL_GPIO=y
Tom Rini554e5512020-08-10 15:31:07 -0400[diff] [blame]7CONFIG_NR_DRAM_BANKS=1
Jagan Tekid4271fa2020-07-07 19:20:49 +0530[diff] [blame]8CONFIG_ENV_SIZE=0x8000
9CONFIG_ENV_OFFSET=0x3F8000
Jagan Tekie8848592020-06-04 20:21:39 +0530[diff] [blame]10CONFIG_ENV_SECT_SIZE=0x1000
Tom Rini2bba7802021-06-28 10:17:29 -0400[diff] [blame]11CONFIG_DEFAULT_DEVICE_TREE="rk3399-roc-pc-mezzanine"
Suniel Maheshf417d712020-04-28 15:30:19 +0530[diff] [blame]12CONFIG_ROCKCHIP_RK3399=y
13CONFIG_TARGET_ROC_PC_RK3399=y
Suniel Maheshf417d712020-04-28 15:30:19 +0530[diff] [blame]14CONFIG_DEBUG_UART_BASE=0xFF1A0000
15CONFIG_DEBUG_UART_CLOCK=24000000
Jagan Teki18311912020-06-04 20:21:40 +0530[diff] [blame]16CONFIG_SPL_SPI_FLASH_SUPPORT=y
Simon Glassea2ca7e2021-08-08 12:20:14 -0600[diff] [blame]17CONFIG_SPL_SPI=y
Tom Rini49c8ef02021-08-23 10:25:31 -0400[diff] [blame]18CONFIG_SYS_LOAD_ADDR=0x800800
Tom Rinid46e86d2022-04-08 13:36:51 -0400[diff] [blame]19CONFIG_DEBUG_UART=y
Tom Rinieaf6ea62022-05-25 12:16:03 -0400[diff] [blame]20CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
21CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x300000
Jagan Tekicbb81892020-07-07 19:20:48 +0530[diff] [blame]22# CONFIG_ANDROID_BOOT_IMAGE is not set
Suniel Maheshf417d712020-04-28 15:30:19 +0530[diff] [blame]23CONFIG_DEFAULT_FDT_FILE="rockchip/rk3399-roc-pc-mezzanine.dtb"
24CONFIG_DISPLAY_BOARDINFO_LATE=y
Tom Rinica8a3292022-05-16 17:20:26 -0400[diff] [blame]25CONFIG_SPL_MAX_SIZE=0x2e000
26CONFIG_SPL_PAD_TO=0x7f8000
Tom Rini6600b352022-05-27 10:19:45 -0400[diff] [blame]27CONFIG_SPL_HAS_BSS_LINKER_SECTION=y
28CONFIG_SPL_BSS_START_ADDR=0x400000
Tom Rini9b5f9ae2022-05-19 15:09:22 -0400[diff] [blame]29CONFIG_SPL_BSS_MAX_SIZE=0x2000
Suniel Maheshf417d712020-04-28 15:30:19 +0530[diff] [blame]30# CONFIG_SPL_RAW_IMAGE_SUPPORT is not set
Tom Rinif113d7d2022-05-26 13:13:21 -0400[diff] [blame]31# CONFIG_SPL_SHARES_INIT_SP_ADDR is not set
32CONFIG_SPL_STACK=0x400000
Suniel Maheshf417d712020-04-28 15:30:19 +0530[diff] [blame]33CONFIG_SPL_STACK_R=y
Jagan Teki6d06ea62020-07-21 20:36:04 +0530[diff] [blame]34CONFIG_SPL_STACK_R_MALLOC_SIMPLE_LEN=0x20000
35CONFIG_SPL_ENV_SUPPORT=y
Jagan Teki18311912020-06-04 20:21:40 +0530[diff] [blame]36CONFIG_SPL_SPI_LOAD=y
Suniel Maheshf417d712020-04-28 15:30:19 +0530[diff] [blame]37CONFIG_TPL=y
Suniel Maheshf417d712020-04-28 15:30:19 +0530[diff] [blame]38CONFIG_CMD_BOOTZ=y
39CONFIG_CMD_GPT=y
40CONFIG_CMD_MMC=y
Jagan Teki765a12d2020-05-09 22:26:23 +0530[diff] [blame]41CONFIG_CMD_PCI=y
Tom Rini32a8f802020-05-26 08:32:25 -0400[diff] [blame]42CONFIG_CMD_USB=y
Suniel Maheshf417d712020-04-28 15:30:19 +0530[diff] [blame]43# CONFIG_CMD_SETEXPR is not set
44CONFIG_CMD_TIME=y
45CONFIG_SPL_OF_CONTROL=y
Suniel Maheshf417d712020-04-28 15:30:19 +0530[diff] [blame]46CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
Jagan Tekie8848592020-06-04 20:21:39 +0530[diff] [blame]47CONFIG_ENV_IS_IN_SPI_FLASH=y
Suniel Maheshf417d712020-04-28 15:30:19 +0530[diff] [blame]48CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Jagan Teki6d06ea62020-07-21 20:36:04 +0530[diff] [blame]49CONFIG_SPL_DM_SEQ_ALIAS=y
Suniel Maheshf417d712020-04-28 15:30:19 +0530[diff] [blame]50CONFIG_ROCKCHIP_GPIO=y
51CONFIG_SYS_I2C_ROCKCHIP=y
Jagan Teki2c7cff02020-05-26 11:35:16 +0800[diff] [blame]52CONFIG_MISC=y
Suniel Maheshf417d712020-04-28 15:30:19 +0530[diff] [blame]53CONFIG_MMC_DW=y
54CONFIG_MMC_DW_ROCKCHIP=y
55CONFIG_MMC_SDHCI=y
56CONFIG_MMC_SDHCI_ROCKCHIP=y
Hugh Cole-Bakeracc57ec2020-11-22 13:03:45 +0000[diff] [blame]57CONFIG_SF_DEFAULT_BUS=1
Suniel Maheshf417d712020-04-28 15:30:19 +0530[diff] [blame]58CONFIG_SPI_FLASH_WINBOND=y
Suniel Maheshf417d712020-04-28 15:30:19 +0530[diff] [blame]59CONFIG_ETH_DESIGNWARE=y
60CONFIG_GMAC_ROCKCHIP=y
Mark Kettenis045474b2022-01-22 20:38:11 +0100[diff] [blame]61CONFIG_NVME_PCI=y
Jagan Teki765a12d2020-05-09 22:26:23 +0530[diff] [blame]62CONFIG_PCI=y
Jagan Teki2c7cff02020-05-26 11:35:16 +0800[diff] [blame]63CONFIG_PHY_ROCKCHIP_INNO_USB2=y
64CONFIG_PHY_ROCKCHIP_TYPEC=y
Suniel Maheshf417d712020-04-28 15:30:19 +0530[diff] [blame]65CONFIG_PMIC_RK8XX=y
66CONFIG_REGULATOR_PWM=y
67CONFIG_REGULATOR_RK8XX=y
68CONFIG_PWM_ROCKCHIP=y
Jagan Teki80632e02020-07-14 01:36:35 +0530[diff] [blame]69# CONFIG_RAM_ROCKCHIP_DEBUG is not set
Suniel Maheshf417d712020-04-28 15:30:19 +0530[diff] [blame]70CONFIG_RAM_RK3399_LPDDR4=y
Jagan Teki765a12d2020-05-09 22:26:23 +0530[diff] [blame]71CONFIG_DM_RESET=y
Suniel Maheshf417d712020-04-28 15:30:19 +0530[diff] [blame]72CONFIG_BAUDRATE=1500000
73CONFIG_DEBUG_UART_SHIFT=2
74CONFIG_ROCKCHIP_SPI=y
75CONFIG_SYSRESET=y
76CONFIG_USB=y
77CONFIG_USB_XHCI_HCD=y
78CONFIG_USB_XHCI_DWC3=y
79CONFIG_USB_EHCI_HCD=y
80CONFIG_USB_EHCI_GENERIC=y
Jagan Teki2c7cff02020-05-26 11:35:16 +0800[diff] [blame]81CONFIG_USB_DWC3=y
82CONFIG_USB_DWC3_GENERIC=y
Tom Rinib11dc332020-05-08 09:08:39 -0400[diff] [blame]83CONFIG_USB_KEYBOARD=y
Suniel Maheshf417d712020-04-28 15:30:19 +0530[diff] [blame]84CONFIG_USB_HOST_ETHER=y
85CONFIG_USB_ETHER_ASIX=y
86CONFIG_USB_ETHER_ASIX88179=y
87CONFIG_USB_ETHER_MCS7830=y
88CONFIG_USB_ETHER_RTL8152=y
89CONFIG_USB_ETHER_SMSC95XX=y
Tom Rinidf59b7d2021-07-26 21:10:37 -0400[diff] [blame]90CONFIG_USB_GADGET=y
Suniel Maheshf417d712020-04-28 15:30:19 +0530[diff] [blame]91CONFIG_DM_VIDEO=y
Suniel Maheshf417d712020-04-28 15:30:19 +0530[diff] [blame]92CONFIG_DISPLAY=y
93CONFIG_VIDEO_ROCKCHIP=y
94CONFIG_DISPLAY_ROCKCHIP_HDMI=y
Tom Rinib11dc332020-05-08 09:08:39 -0400[diff] [blame]95CONFIG_SPL_TINY_MEMSET=y
96CONFIG_ERRNO_STR=y