blob: 310f159cd5dd3e43a6f1566c3426e51d2f1c0f38 [file] [log] [blame]
Chris Packham3c265bb2019-02-16 11:48:58 +13001// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
Stefan Roese39a230a2015-08-31 07:33:57 +02002/*
3 * Device Tree Include file for Marvell Armada 370 and Armada XP SoC
4 *
5 * Copyright (C) 2012 Marvell
6 *
7 * Lior Amsalem <alior@marvell.com>
8 * Gregory CLEMENT <gregory.clement@free-electrons.com>
9 * Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
10 * Ben Dooks <ben.dooks@codethink.co.uk>
11 *
Stefan Roese39a230a2015-08-31 07:33:57 +020012 * This file contains the definitions that are common to the Armada
13 * 370 and Armada XP SoC.
14 */
15
Stefan Roese39a230a2015-08-31 07:33:57 +020016#define MBUS_ID(target,attributes) (((target) << 24) | ((attributes) << 16))
17
18/ {
19 model = "Marvell Armada 370 and XP SoC";
20 compatible = "marvell,armada-370-xp";
21
22 aliases {
23 serial0 = &uart0;
24 serial1 = &uart1;
25 };
26
27 cpus {
28 #address-cells = <1>;
29 #size-cells = <0>;
30 cpu@0 {
31 compatible = "marvell,sheeva-v7";
32 device_type = "cpu";
33 reg = <0>;
34 };
35 };
36
37 pmu {
38 compatible = "arm,cortex-a9-pmu";
39 interrupts-extended = <&mpic 3>;
40 };
41
42 soc {
43 #address-cells = <2>;
44 #size-cells = <1>;
45 controller = <&mbusc>;
46 interrupt-parent = <&mpic>;
47 pcie-mem-aperture = <0xf8000000 0x7e00000>;
48 pcie-io-aperture = <0xffe00000 0x100000>;
49
Chris Packham3c265bb2019-02-16 11:48:58 +130050 devbus_bootcs: devbus-bootcs {
Stefan Roese39a230a2015-08-31 07:33:57 +020051 compatible = "marvell,mvebu-devbus";
52 reg = <MBUS_ID(0xf0, 0x01) 0x10400 0x8>;
53 ranges = <0 MBUS_ID(0x01, 0x2f) 0 0xffffffff>;
54 #address-cells = <1>;
55 #size-cells = <1>;
56 clocks = <&coreclk 0>;
57 status = "disabled";
58 };
59
Chris Packham3c265bb2019-02-16 11:48:58 +130060 devbus_cs0: devbus-cs0 {
Stefan Roese39a230a2015-08-31 07:33:57 +020061 compatible = "marvell,mvebu-devbus";
62 reg = <MBUS_ID(0xf0, 0x01) 0x10408 0x8>;
63 ranges = <0 MBUS_ID(0x01, 0x3e) 0 0xffffffff>;
64 #address-cells = <1>;
65 #size-cells = <1>;
66 clocks = <&coreclk 0>;
67 status = "disabled";
68 };
69
Chris Packham3c265bb2019-02-16 11:48:58 +130070 devbus_cs1: devbus-cs1 {
Stefan Roese39a230a2015-08-31 07:33:57 +020071 compatible = "marvell,mvebu-devbus";
72 reg = <MBUS_ID(0xf0, 0x01) 0x10410 0x8>;
73 ranges = <0 MBUS_ID(0x01, 0x3d) 0 0xffffffff>;
74 #address-cells = <1>;
75 #size-cells = <1>;
76 clocks = <&coreclk 0>;
77 status = "disabled";
78 };
79
Chris Packham3c265bb2019-02-16 11:48:58 +130080 devbus_cs2: devbus-cs2 {
Stefan Roese39a230a2015-08-31 07:33:57 +020081 compatible = "marvell,mvebu-devbus";
82 reg = <MBUS_ID(0xf0, 0x01) 0x10418 0x8>;
83 ranges = <0 MBUS_ID(0x01, 0x3b) 0 0xffffffff>;
84 #address-cells = <1>;
85 #size-cells = <1>;
86 clocks = <&coreclk 0>;
87 status = "disabled";
88 };
89
Chris Packham3c265bb2019-02-16 11:48:58 +130090 devbus_cs3: devbus-cs3 {
Stefan Roese39a230a2015-08-31 07:33:57 +020091 compatible = "marvell,mvebu-devbus";
92 reg = <MBUS_ID(0xf0, 0x01) 0x10420 0x8>;
93 ranges = <0 MBUS_ID(0x01, 0x37) 0 0xffffffff>;
94 #address-cells = <1>;
95 #size-cells = <1>;
96 clocks = <&coreclk 0>;
97 status = "disabled";
98 };
99
100 internal-regs {
101 compatible = "simple-bus";
102 #address-cells = <1>;
103 #size-cells = <1>;
104 ranges = <0 MBUS_ID(0xf0, 0x01) 0 0x100000>;
Stefan Roese39a230a2015-08-31 07:33:57 +0200105
Chris Packham3c265bb2019-02-16 11:48:58 +1300106 rtc: rtc@10300 {
Stefan Roese39a230a2015-08-31 07:33:57 +0200107 compatible = "marvell,orion-rtc";
108 reg = <0x10300 0x20>;
109 interrupts = <50>;
110 };
111
Stefan Roese39a230a2015-08-31 07:33:57 +0200112 i2c0: i2c@11000 {
113 compatible = "marvell,mv64xxx-i2c";
114 #address-cells = <1>;
115 #size-cells = <0>;
116 interrupts = <31>;
117 timeout-ms = <1000>;
118 clocks = <&coreclk 0>;
119 status = "disabled";
120 };
121
122 i2c1: i2c@11100 {
123 compatible = "marvell,mv64xxx-i2c";
124 #address-cells = <1>;
125 #size-cells = <0>;
126 interrupts = <32>;
127 timeout-ms = <1000>;
128 clocks = <&coreclk 0>;
129 status = "disabled";
130 };
131
132 uart0: serial@12000 {
133 compatible = "snps,dw-apb-uart";
134 reg = <0x12000 0x100>;
135 reg-shift = <2>;
136 interrupts = <41>;
137 reg-io-width = <1>;
138 clocks = <&coreclk 0>;
139 status = "disabled";
140 };
141
142 uart1: serial@12100 {
143 compatible = "snps,dw-apb-uart";
144 reg = <0x12100 0x100>;
145 reg-shift = <2>;
146 interrupts = <42>;
147 reg-io-width = <1>;
148 clocks = <&coreclk 0>;
149 status = "disabled";
150 };
151
152 pinctrl: pin-ctrl@18000 {
153 reg = <0x18000 0x38>;
154 };
155
156 coredivclk: corediv-clock@18740 {
157 compatible = "marvell,armada-370-corediv-clock";
158 reg = <0x18740 0xc>;
159 #clock-cells = <1>;
160 clocks = <&mainpll>;
161 clock-output-names = "nand";
162 };
163
164 mbusc: mbus-controller@20000 {
165 compatible = "marvell,mbus-controller";
166 reg = <0x20000 0x100>, <0x20180 0x20>,
167 <0x20250 0x8>;
168 };
169
170 mpic: interrupt-controller@20a00 {
171 compatible = "marvell,mpic";
172 #interrupt-cells = <1>;
173 #size-cells = <1>;
174 interrupt-controller;
175 msi-controller;
176 };
177
Chris Packham3c265bb2019-02-16 11:48:58 +1300178 coherencyfab: coherency-fabric@20200 {
Stefan Roese39a230a2015-08-31 07:33:57 +0200179 compatible = "marvell,coherency-fabric";
180 reg = <0x20200 0xb0>, <0x21010 0x1c>;
181 };
182
Chris Packham3c265bb2019-02-16 11:48:58 +1300183 timer: timer@20300 {
Stefan Roese39a230a2015-08-31 07:33:57 +0200184 reg = <0x20300 0x30>, <0x21040 0x30>;
185 interrupts = <37>, <38>, <39>, <40>, <5>, <6>;
186 };
187
Chris Packham3c265bb2019-02-16 11:48:58 +1300188 watchdog: watchdog@20300 {
Stefan Roese39a230a2015-08-31 07:33:57 +0200189 reg = <0x20300 0x34>, <0x20704 0x4>;
190 };
191
Chris Packham3c265bb2019-02-16 11:48:58 +1300192 cpurst: cpurst@20800 {
193 compatible = "marvell,armada-370-cpu-reset";
194 reg = <0x20800 0x8>;
195 };
196
197 pmsu: pmsu@22000 {
Stefan Roese39a230a2015-08-31 07:33:57 +0200198 compatible = "marvell,armada-370-pmsu";
199 reg = <0x22000 0x1000>;
200 };
201
Chris Packham3c265bb2019-02-16 11:48:58 +1300202 usb0: usb@50000 {
Stefan Roese39a230a2015-08-31 07:33:57 +0200203 compatible = "marvell,orion-ehci";
204 reg = <0x50000 0x500>;
205 interrupts = <45>;
206 status = "disabled";
207 };
208
Chris Packham3c265bb2019-02-16 11:48:58 +1300209 usb1: usb@51000 {
Stefan Roese39a230a2015-08-31 07:33:57 +0200210 compatible = "marvell,orion-ehci";
211 reg = <0x51000 0x500>;
212 interrupts = <46>;
213 status = "disabled";
214 };
215
216 eth0: ethernet@70000 {
217 reg = <0x70000 0x4000>;
218 interrupts = <8>;
219 clocks = <&gateclk 4>;
220 status = "disabled";
221 };
222
Chris Packham3c265bb2019-02-16 11:48:58 +1300223 mdio: mdio@72004 {
Stefan Roese39a230a2015-08-31 07:33:57 +0200224 #address-cells = <1>;
225 #size-cells = <0>;
226 compatible = "marvell,orion-mdio";
227 reg = <0x72004 0x4>;
228 clocks = <&gateclk 4>;
229 };
230
231 eth1: ethernet@74000 {
232 reg = <0x74000 0x4000>;
233 interrupts = <10>;
234 clocks = <&gateclk 3>;
235 status = "disabled";
236 };
237
Chris Packham3c265bb2019-02-16 11:48:58 +1300238 sata: sata@a0000 {
Stefan Roese39a230a2015-08-31 07:33:57 +0200239 compatible = "marvell,armada-370-sata";
240 reg = <0xa0000 0x5000>;
241 interrupts = <55>;
242 clocks = <&gateclk 15>, <&gateclk 30>;
243 clock-names = "0", "1";
244 status = "disabled";
245 };
246
247 nand@d0000 {
Pali Rohár204b8702022-07-27 14:47:35 +0200248 compatible = "marvell,armada370-nand-controller";
Stefan Roese39a230a2015-08-31 07:33:57 +0200249 reg = <0xd0000 0x54>;
250 #address-cells = <1>;
251 #size-cells = <1>;
252 interrupts = <113>;
253 clocks = <&coredivclk 0>;
254 status = "disabled";
255 };
256
Chris Packham3c265bb2019-02-16 11:48:58 +1300257 sdio: mvsdio@d4000 {
Stefan Roese39a230a2015-08-31 07:33:57 +0200258 compatible = "marvell,orion-sdio";
259 reg = <0xd4000 0x200>;
260 interrupts = <54>;
261 clocks = <&gateclk 17>;
262 bus-width = <4>;
263 cap-sdio-irq;
264 cap-sd-highspeed;
265 cap-mmc-highspeed;
266 status = "disabled";
267 };
268 };
Chris Packham3c265bb2019-02-16 11:48:58 +1300269
270 spi0: spi@10600 {
271 reg = <MBUS_ID(0xf0, 0x01) 0x10600 0x28>, /* control */
272 <MBUS_ID(0x01, 0x1e) 0 0xffffffff>, /* CS0 */
273 <MBUS_ID(0x01, 0x5e) 0 0xffffffff>, /* CS1 */
274 <MBUS_ID(0x01, 0x9e) 0 0xffffffff>, /* CS2 */
275 <MBUS_ID(0x01, 0xde) 0 0xffffffff>, /* CS3 */
276 <MBUS_ID(0x01, 0x1f) 0 0xffffffff>, /* CS4 */
277 <MBUS_ID(0x01, 0x5f) 0 0xffffffff>, /* CS5 */
278 <MBUS_ID(0x01, 0x9f) 0 0xffffffff>, /* CS6 */
279 <MBUS_ID(0x01, 0xdf) 0 0xffffffff>; /* CS7 */
280 #address-cells = <1>;
281 #size-cells = <0>;
282 cell-index = <0>;
283 interrupts = <30>;
284 clocks = <&coreclk 0>;
285 status = "disabled";
286 };
287
288 spi1: spi@10680 {
289 reg = <MBUS_ID(0xf0, 0x01) 0x10680 0x28>, /* control */
290 <MBUS_ID(0x01, 0x1a) 0 0xffffffff>, /* CS0 */
291 <MBUS_ID(0x01, 0x5a) 0 0xffffffff>, /* CS1 */
292 <MBUS_ID(0x01, 0x9a) 0 0xffffffff>, /* CS2 */
293 <MBUS_ID(0x01, 0xda) 0 0xffffffff>, /* CS3 */
294 <MBUS_ID(0x01, 0x1b) 0 0xffffffff>, /* CS4 */
295 <MBUS_ID(0x01, 0x5b) 0 0xffffffff>, /* CS5 */
296 <MBUS_ID(0x01, 0x9b) 0 0xffffffff>, /* CS6 */
297 <MBUS_ID(0x01, 0xdb) 0 0xffffffff>; /* CS7 */
298 #address-cells = <1>;
299 #size-cells = <0>;
300 cell-index = <1>;
301 interrupts = <92>;
302 clocks = <&coreclk 0>;
303 status = "disabled";
304 };
Stefan Roese39a230a2015-08-31 07:33:57 +0200305 };
306
307 clocks {
308 /* 2 GHz fixed main PLL */
309 mainpll: mainpll {
310 compatible = "fixed-clock";
311 #clock-cells = <0>;
312 clock-frequency = <2000000000>;
313 };
314 };
315 };