blob: 39eeeddac39e3145781e45f18be3e09630a880d1 [file] [log] [blame]
Fabio Estevame5c22442019-02-14 10:01:46 -02001// SPDX-License-Identifier: (GPL-2.0 OR MIT)
2//
3// Copyright 2015 Technexion Ltd.
4//
5// Author: Wig Cheng <wig.cheng@technexion.com>
6// Richard Hu <richard.hu@technexion.com>
7// Tapani Utriainen <tapani@technexion.com>
8/dts-v1/;
9
10#include "imx6ul-pico.dtsi"
11/ {
12 model = "TechNexion PICO-IMX6UL and HOBBIT baseboard";
13 compatible = "technexion,imx6ul-pico-hobbit", "fsl,imx6ul";
14
15 leds {
16 compatible = "gpio-leds";
17 pinctrl-names = "default";
18 pinctrl-0 = <&pinctrl_gpio_leds>;
19
20 led {
21 label = "gpio-led";
22 gpios = <&gpio1 29 GPIO_ACTIVE_LOW>;
23 };
24 };
25
26 sound {
27 compatible = "fsl,imx-audio-sgtl5000";
28 model = "imx6ul-sgtl5000";
29 audio-cpu = <&sai1>;
30 audio-codec = <&sgtl5000>;
31 audio-routing =
32 "LINE_IN", "Line In Jack",
33 "MIC_IN", "Mic Jack",
34 "Mic Jack", "Mic Bias",
35 "Headphone Jack", "HP_OUT";
36 };
37
38 sys_mclk: clock-sys-mclk {
39 compatible = "fixed-clock";
40 #clock-cells = <0>;
41 clock-frequency = <24576000>;
42 };
43};
44
45&i2c2 {
46 clock_frequency = <100000>;
47 pinctrl-names = "default";
48 pinctrl-0 = <&pinctrl_i2c2>;
49 status = "okay";
50
51 sgtl5000: codec@a {
52 reg = <0x0a>;
53 compatible = "fsl,sgtl5000";
54 clocks = <&sys_mclk>;
55 VDDA-supply = <&reg_2p5v>;
56 VDDIO-supply = <&reg_3p3v>;
57 };
58};
59
60&i2c3 {
61 status = "okay";
62
63 polytouch: touchscreen@38 {
64 compatible = "edt,edt-ft5x06";
65 reg = <0x38>;
66 interrupt-parent = <&gpio1>;
67 interrupts = <29 IRQ_TYPE_EDGE_FALLING>;
68 reset-gpios = <&gpio4 24 GPIO_ACTIVE_LOW>;
69 touchscreen-size-x = <800>;
70 touchscreen-size-y = <480>;
71 };
72
73 adc081c: adc@50 {
74 compatible = "ti,adc081c";
75 reg = <0x50>;
76 vref-supply = <&reg_3p3v>;
77 };
78};
79
80&iomuxc {
81 pinctrl-names = "default";
82 pinctrl-0 = <&pinctrl_hog>;
83
84 pinctrl_hog: hoggrp {
85 fsl,pins = <
86 MX6UL_PAD_CSI_VSYNC__GPIO4_IO19 0x10b0
87 MX6UL_PAD_CSI_DATA00__GPIO4_IO21 0x10b0
88 MX6UL_PAD_CSI_DATA01__GPIO4_IO22 0x10b0
89 MX6UL_PAD_CSI_DATA02__GPIO4_IO23 0x10b0
90 MX6UL_PAD_UART1_CTS_B__GPIO1_IO18 0x10b0
91 MX6UL_PAD_SNVS_TAMPER2__GPIO5_IO02 0x10b0
92 >;
93 };
94
95 pinctrl_gpio_leds: gpioledsgrp {
96 fsl,pins = <
97 MX6UL_PAD_UART4_RX_DATA__GPIO1_IO29 0x10b0
98 >;
99 };
100};