blob: cceee9674261b39d58eb548787000e18ea3871e2 [file] [log] [blame]
wdenk0608e042004-03-25 19:29:38 +00001/*
wdenk414eec32005-04-02 22:37:54 +00002 * (C) Copyright 2000-2005
wdenk0608e042004-03-25 19:29:38 +00003 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 * Klaus Heydeck, Kieback & Peter GmbH & Co KG, heydeck@kieback-peter.de
5 *
6 * See file CREDITS for list of people who contributed to this
7 * project.
8 *
9 * This program is free software; you can redistribute it and/or
10 * modify it under the terms of the GNU General Public License as
11 * published by the Free Software Foundation; either version 2 of
12 * the License, or (at your option) any later version.
13 *
14 * This program is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
18 *
19 * You should have received a copy of the GNU General Public License
20 * along with this program; if not, write to the Free Software
21 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
22 * MA 02111-1307 USA
23 */
24
25/*
26 * board/config.h - configuration options, board specific
27 * Derived from ../tqm8xx/tqm8xx.c
28 */
29
30#ifndef __CONFIG_H
31#define __CONFIG_H
32
33/*
34 * High Level Configuration Options
35 * (easy to change)
36 */
37
Heiko Schochere604e402010-07-19 23:46:48 +020038#define CONFIG_MPC859T 1 /* This is a MPC859T CPU */
39#define CONFIG_KUP4X 1 /* ...on a KUP4X module */
wdenk0608e042004-03-25 19:29:38 +000040
Wolfgang Denk2ae18242010-10-06 09:05:45 +020041#define CONFIG_SYS_TEXT_BASE 0x40000000
42
Heiko Schochere604e402010-07-19 23:46:48 +020043#define CONFIG_8xx_CONS_SMC1 1 /* Console is on SMC1 */
wdenk0608e042004-03-25 19:29:38 +000044#undef CONFIG_8xx_CONS_SMC2
45#undef CONFIG_8xx_CONS_NONE
Heiko Schochere604e402010-07-19 23:46:48 +020046#define CONFIG_BAUDRATE 115200 /* console baudrate */
wdenk0608e042004-03-25 19:29:38 +000047
Heiko Schochere604e402010-07-19 23:46:48 +020048#define CONFIG_BOOTDELAY 1 /* autoboot after 1 second */
wdenk0608e042004-03-25 19:29:38 +000049
Heiko Schochere604e402010-07-19 23:46:48 +020050#define CONFIG_BOARD_TYPES 1 /* support board types */
51
52#define CONFIG_SYS_8XX_FACT 8 /* Multiply by 8 */
53#define CONFIG_SYS_8XX_XIN 16000000 /* 16 MHz in */
wdenk0608e042004-03-25 19:29:38 +000054
55
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020056#define MPC8XX_HZ ((CONFIG_SYS_8XX_XIN) * (CONFIG_SYS_8XX_FACT))
wdenk0608e042004-03-25 19:29:38 +000057
58/* should ALWAYS define this, measure_gclk in speed.c is unreliable */
59/* in general, we always know this for FADS+new ADS anyway */
60#define CONFIG_8xx_GCLK_FREQ MPC8XX_HZ
61
62
63#undef CONFIG_BOOTARGS
64
65
66#define CONFIG_EXTRA_ENV_SETTINGS \
67"slot_a_boot=setenv bootargs root=/dev/hda2 ip=off;" \
68 "run addhw;diskboot 200000 0:1;bootm 200000\0" \
Heiko Schochere604e402010-07-19 23:46:48 +020069"usb_boot=setenv bootargs root=/dev/sda2 ip=off; \
70 run addhw; sleep 2; usb reset; usb scan; usbboot 200000 0:1; \
71 usb stop; bootm 200000\0" \
wdenk0608e042004-03-25 19:29:38 +000072"nfs_boot=dhcp;run nfsargs addip addhw;bootm 200000\0" \
73"panic_boot=echo No Bootdevice !!! reset\0" \
Wolfgang Denkfe126d82005-11-20 21:40:11 +010074"nfsargs=setenv bootargs root=/dev/nfs rw nfsroot=${serverip}:${rootpath}\0" \
wdenk0608e042004-03-25 19:29:38 +000075"ramargs=setenv bootargs root=/dev/ram rw\0" \
Wolfgang Denkfe126d82005-11-20 21:40:11 +010076"addip=setenv bootargs ${bootargs} ip=${ipaddr}:${serverip}:${gatewayip}" \
77 ":${netmask}:${hostname}:${netdev}:off\0" \
78"addhw=setenv bootargs ${bootargs} hw=${hw} key1=${key1} panic=1\0" \
wdenk0608e042004-03-25 19:29:38 +000079"netdev=eth0\0" \
80"silent=1\0" \
81"load=tftp 200000 bootloader-4x.bitmap;tftp 100000 bootloader-4x.bin\0" \
Wolfgang Denkfe126d82005-11-20 21:40:11 +010082"update=protect off 1:0-5;era 1:0-5;cp.b 100000 40000000 ${filesize};" \
wdenk0608e042004-03-25 19:29:38 +000083 "cp.b 200000 40040000 14000\0"
84
85#define CONFIG_BOOTCOMMAND \
Heiko Schochere604e402010-07-19 23:46:48 +020086 "run usb_boot;run slot_a_boot;run nfs_boot;run panic_boot"
wdenk0608e042004-03-25 19:29:38 +000087
88
89#define CONFIG_MISC_INIT_R 1
90#define CONFIG_MISC_INIT_F 1
91
92#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
Heiko Schochere604e402010-07-19 23:46:48 +020093#undef CONFIG_SYS_LOADS_BAUD_CHANGE /* don't allow baudrate change */
wdenk0608e042004-03-25 19:29:38 +000094
wdenk02b11f82004-05-12 22:54:36 +000095#define CONFIG_WATCHDOG 1 /* watchdog enabled */
wdenk0608e042004-03-25 19:29:38 +000096
97#define CONFIG_STATUS_LED 1 /* Status LED enabled */
98
99#undef CONFIG_CAN_DRIVER /* CAN Driver support disabled */
100
Jon Loeliger7be044e2007-07-09 21:24:19 -0500101/*
102 * BOOTP options
103 */
104#define CONFIG_BOOTP_SUBNETMASK
105#define CONFIG_BOOTP_GATEWAY
106#define CONFIG_BOOTP_HOSTNAME
107#define CONFIG_BOOTP_BOOTPATH
108#define CONFIG_BOOTP_BOOTFILESIZE
109
wdenk0608e042004-03-25 19:29:38 +0000110
111#define CONFIG_MAC_PARTITION
112#define CONFIG_DOS_PARTITION
113
wdenk02b11f82004-05-12 22:54:36 +0000114/*
115 * enable I2C and select the hardware/software driver
116 */
117#undef CONFIG_HARD_I2C /* I2C with hardware support */
118#define CONFIG_SOFT_I2C 1 /* I2C bit-banged */
wdenk0608e042004-03-25 19:29:38 +0000119
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200120#define CONFIG_SYS_I2C_SPEED 93000 /* 93 kHz is supposed to work */
121#define CONFIG_SYS_I2C_SLAVE 0xFE
wdenk02b11f82004-05-12 22:54:36 +0000122
123#ifdef CONFIG_SOFT_I2C
124/*
125 * Software (bit-bang) I2C driver configuration
126 */
127#define PB_SCL 0x00000020 /* PB 26 */
128#define PB_SDA 0x00000010 /* PB 27 */
129
130#define I2C_INIT (immr->im_cpm.cp_pbdir |= PB_SCL)
131#define I2C_ACTIVE (immr->im_cpm.cp_pbdir |= PB_SDA)
132#define I2C_TRISTATE (immr->im_cpm.cp_pbdir &= ~PB_SDA)
133#define I2C_READ ((immr->im_cpm.cp_pbdat & PB_SDA) != 0)
134#define I2C_SDA(bit) if(bit) immr->im_cpm.cp_pbdat |= PB_SDA; \
135 else immr->im_cpm.cp_pbdat &= ~PB_SDA
136#define I2C_SCL(bit) if(bit) immr->im_cpm.cp_pbdat |= PB_SCL; \
137 else immr->im_cpm.cp_pbdat &= ~PB_SCL
138#define I2C_DELAY udelay(2) /* 1/4 I2C clock duration */
139#endif /* CONFIG_SOFT_I2C */
140
141
142/*-----------------------------------------------------------------------
143 * I2C Configuration
144 */
145
Heiko Schochere604e402010-07-19 23:46:48 +0200146#define CONFIG_SYS_I2C_PICIO_ADDR 0x21 /* PCF8574 IO Expander */
147#define CONFIG_SYS_I2C_RTC_ADDR 0x51 /* PCF8563 RTC */
wdenk02b11f82004-05-12 22:54:36 +0000148
149
150/* List of I2C addresses to be verified by POST */
151
Peter Tyser60aaaa02010-10-22 00:20:30 -0500152#define CONFIG_SYS_POST_I2C_ADDRS {CONFIG_SYS_I2C_PICIO_ADDR, \
153 CONFIG_SYS_I2C_RTC_ADDR, \
154 }
wdenk02b11f82004-05-12 22:54:36 +0000155
156
157#define CONFIG_RTC_PCF8563 /* use Philips PCF8563 RTC */
158
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200159#define CONFIG_SYS_DISCOVER_PHY
Marian Balakowicz63ff0042005-10-28 22:30:33 +0200160#define CONFIG_MII
wdenk02b11f82004-05-12 22:54:36 +0000161
wdenk0608e042004-03-25 19:29:38 +0000162#undef CONFIG_KUP4K_LOGO
163
164/* Define to allow the user to overwrite serial and ethaddr */
165#define CONFIG_ENV_OVERWRITE
166
wdenk02b11f82004-05-12 22:54:36 +0000167
wdenk02b11f82004-05-12 22:54:36 +0000168/* POST support */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200169#define CONFIG_POST (CONFIG_SYS_POST_CPU | \
170 CONFIG_SYS_POST_RTC | \
171 CONFIG_SYS_POST_I2C)
wdenk02b11f82004-05-12 22:54:36 +0000172
wdenk0608e042004-03-25 19:29:38 +0000173
Jon Loeliger348f2582007-07-08 13:46:18 -0500174/*
175 * Command line configuration.
176 */
177#include <config_cmd_default.h>
178
179#define CONFIG_CMD_DATE
180#define CONFIG_CMD_DHCP
181#define CONFIG_CMD_FAT
182#define CONFIG_CMD_I2C
183#define CONFIG_CMD_IDE
184#define CONFIG_CMD_NFS
Jon Loeliger348f2582007-07-08 13:46:18 -0500185#define CONFIG_CMD_SNTP
186#define CONFIG_CMD_USB
187
Jon Loeligeraf075ee2007-07-08 17:02:01 -0500188#ifdef CONFIG_POST
189 #define CONFIG_CMD_DIAG
190#endif
wdenk0608e042004-03-25 19:29:38 +0000191
192/*
193 * Miscellaneous configurable options
194 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200195#define CONFIG_SYS_LONGHELP /* undef to save memory */
196#define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */
Jon Loeliger348f2582007-07-08 13:46:18 -0500197#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200198#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
wdenk0608e042004-03-25 19:29:38 +0000199#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200200#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
wdenk0608e042004-03-25 19:29:38 +0000201#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200202#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
203#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
204#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
wdenk0608e042004-03-25 19:29:38 +0000205
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200206#define CONFIG_SYS_MEMTEST_START 0x000400000 /* memtest works on */
207#define CONFIG_SYS_MEMTEST_END 0x003C00000 /* 4 ... 60 MB in DRAM */
208#define CONFIG_SYS_LOAD_ADDR 0x200000 /* default load address */
wdenk0608e042004-03-25 19:29:38 +0000209
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200210#define CONFIG_SYS_HZ 1000 /* decrementer freq: 1 ms ticks */
wdenk0608e042004-03-25 19:29:38 +0000211
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200212#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 115200 }
wdenk0608e042004-03-25 19:29:38 +0000213
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200214#define CONFIG_SYS_CONSOLE_INFO_QUIET 1
wdenk0608e042004-03-25 19:29:38 +0000215
216/*
217 * Low Level Configuration Settings
218 * (address mappings, register initial values, etc.)
219 * You should know what you are doing if you make changes here.
220 */
221/*-----------------------------------------------------------------------
222 * Internal Memory Mapped Register
223 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200224#define CONFIG_SYS_IMMR 0xFFF00000
wdenk0608e042004-03-25 19:29:38 +0000225
226/*-----------------------------------------------------------------------
227 * Definitions for initial stack pointer and data area (in DPRAM)
228 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200229#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_IMMR
Wolfgang Denk553f0982010-10-26 13:32:32 +0200230#define CONFIG_SYS_INIT_RAM_SIZE 0x2F00 /* Size of used area in DPRAM */
Wolfgang Denk25ddd1f2010-10-26 14:34:52 +0200231#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200232#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
wdenk0608e042004-03-25 19:29:38 +0000233
234/*-----------------------------------------------------------------------
235 * Start addresses for the final memory configuration
236 * (Set up by the startup code)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200237 * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
wdenk0608e042004-03-25 19:29:38 +0000238 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200239#define CONFIG_SYS_SDRAM_BASE 0x00000000
240#define CONFIG_SYS_FLASH_BASE 0x40000000
241#define CONFIG_SYS_MONITOR_LEN (192 << 10) /* Reserve 256 kB for Monitor */
242#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
243#define CONFIG_SYS_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */
wdenk0608e042004-03-25 19:29:38 +0000244
245/*
246 * For booting Linux, the board info and command line data
247 * have to be in the first 8 MB of memory, since this is
248 * the maximum mapped by the Linux kernel during initialization.
249 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200250#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
wdenk0608e042004-03-25 19:29:38 +0000251
252/*-----------------------------------------------------------------------
253 * FLASH organization
254 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200255#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
256#define CONFIG_SYS_MAX_FLASH_SECT 19 /* max number of sectors on one chip */
wdenk0608e042004-03-25 19:29:38 +0000257
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200258#define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
259#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
wdenk0608e042004-03-25 19:29:38 +0000260
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200261#define CONFIG_ENV_IS_IN_FLASH 1
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200262#define CONFIG_ENV_OFFSET 0x40000 /* Offset of Environment Sector */
263#define CONFIG_ENV_SIZE 0x1000 /* Total Size of Environment Sector */
264#define CONFIG_ENV_SECT_SIZE 0x10000
wdenk0608e042004-03-25 19:29:38 +0000265
266/* Address and size of Redundant Environment Sector */
267#if 0
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200268#define CONFIG_ENV_OFFSET_REDUND (CONFIG_ENV_OFFSET+CONFIG_ENV_SIZE)
269#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE)
wdenk0608e042004-03-25 19:29:38 +0000270#endif
271/*-----------------------------------------------------------------------
272 * Hardware Information Block
273 */
wdenk02b11f82004-05-12 22:54:36 +0000274#if 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200275#define CONFIG_SYS_HWINFO_OFFSET 0x000F0000 /* offset of HW Info block */
276#define CONFIG_SYS_HWINFO_SIZE 0x00000100 /* size of HW Info block */
277#define CONFIG_SYS_HWINFO_MAGIC 0x4B26500D /* 'K&P<CR>' */
wdenk0608e042004-03-25 19:29:38 +0000278#endif
279/*-----------------------------------------------------------------------
280 * Cache Configuration
281 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200282#define CONFIG_SYS_CACHELINE_SIZE 16 /* For all MPC8xx CPUs */
Jon Loeliger348f2582007-07-08 13:46:18 -0500283#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200284#define CONFIG_SYS_CACHELINE_SHIFT 4 /* log base 2 of the above value */
wdenk0608e042004-03-25 19:29:38 +0000285#endif
286
287/*-----------------------------------------------------------------------
288 * SYPCR - System Protection Control 11-9
289 * SYPCR can only be written once after reset!
290 *-----------------------------------------------------------------------
291 * Software & Bus Monitor Timer max, Bus Monitor enable, SW Watchdog freeze
292 */
wdenk02b11f82004-05-12 22:54:36 +0000293#if 0 && defined(CONFIG_WATCHDOG) /* KUP uses external TPS3705 WD */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200294#define CONFIG_SYS_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | \
wdenk0608e042004-03-25 19:29:38 +0000295 SYPCR_SWE | SYPCR_SWRI| SYPCR_SWP)
296#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200297#define CONFIG_SYS_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | SYPCR_SWP)
wdenk0608e042004-03-25 19:29:38 +0000298#endif
299
300/*-----------------------------------------------------------------------
301 * SIUMCR - SIU Module Configuration 11-6
302 *-----------------------------------------------------------------------
303 * PCMCIA config., multi-function pin tri-state
304 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200305#define CONFIG_SYS_SIUMCR (SIUMCR_DBGC00 | SIUMCR_DBPC00 | SIUMCR_MLRC00)
wdenk0608e042004-03-25 19:29:38 +0000306
307/*-----------------------------------------------------------------------
308 * TBSCR - Time Base Status and Control 11-26
309 *-----------------------------------------------------------------------
310 * Clear Reference Interrupt Status, Timebase freezing enabled
311 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200312#define CONFIG_SYS_TBSCR (TBSCR_REFA | TBSCR_REFB | TBSCR_TBF)
wdenk0608e042004-03-25 19:29:38 +0000313
314
315/*-----------------------------------------------------------------------
316 * PISCR - Periodic Interrupt Status and Control 11-31
317 *-----------------------------------------------------------------------
318 * Clear Periodic Interrupt Status, Interrupt Timer freezing enabled
319 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200320#define CONFIG_SYS_PISCR (PISCR_PS | PISCR_PITF)
wdenk0608e042004-03-25 19:29:38 +0000321
322
323/*-----------------------------------------------------------------------
324 * PLPRCR - PLL, Low-Power, and Reset Control Register 15-30
325 *-----------------------------------------------------------------------
326 * set the PLL, the low-power modes and the reset control (15-29)
327 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200328#define CONFIG_SYS_PLPRCR ((CONFIG_SYS_8XX_FACT << PLPRCR_MFI_SHIFT) | \
wdenk0608e042004-03-25 19:29:38 +0000329 PLPRCR_SPLSS | PLPRCR_TEXPS)
330
331
332/*-----------------------------------------------------------------------
333 * SCCR - System Clock and reset Control Register 15-27
334 *-----------------------------------------------------------------------
335 * Set clock output, timebase and RTC source and divider,
336 * power management and some other internal clocks
337 */
338#define SCCR_MASK SCCR_EBDF00
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200339#define CONFIG_SYS_SCCR (SCCR_TBS | SCCR_EBDF01 | \
wdenk0608e042004-03-25 19:29:38 +0000340 SCCR_COM00 | SCCR_DFSYNC00 | SCCR_DFBRG00 | \
341 SCCR_DFNL000 | SCCR_DFNH000 | SCCR_DFLCD000 | \
342 SCCR_DFALCD00)
343
344/*-----------------------------------------------------------------------
345 * PCMCIA stuff
346 *-----------------------------------------------------------------------
347 *
348 */
349
350/* KUP4K use both slots, SLOT_A as "primary". */
351#define CONFIG_PCMCIA_SLOT_A 1
352
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200353#define CONFIG_SYS_PCMCIA_MEM_ADDR (0xE0000000)
354#define CONFIG_SYS_PCMCIA_MEM_SIZE ( 64 << 20 )
355#define CONFIG_SYS_PCMCIA_DMA_ADDR (0xE4000000)
356#define CONFIG_SYS_PCMCIA_DMA_SIZE ( 64 << 20 )
357#define CONFIG_SYS_PCMCIA_ATTRB_ADDR (0xE8000000)
358#define CONFIG_SYS_PCMCIA_ATTRB_SIZE ( 64 << 20 )
359#define CONFIG_SYS_PCMCIA_IO_ADDR (0xEC000000)
360#define CONFIG_SYS_PCMCIA_IO_SIZE ( 64 << 20 )
wdenk0608e042004-03-25 19:29:38 +0000361
362#define PCMCIA_SOCKETS_NO 1
363#define PCMCIA_MEM_WIN_NO 8
364/*-----------------------------------------------------------------------
365 * IDE/ATA stuff (Supports IDE harddisk on PCMCIA Adapter)
366 *-----------------------------------------------------------------------
367 */
368
Pavel Herrmann8d1165e11a2012-10-09 07:01:56 +0000369#define CONFIG_IDE_PREINIT 1 /* Use preinit IDE hook */
wdenk0608e042004-03-25 19:29:38 +0000370#define CONFIG_IDE_8xx_PCCARD 1 /* Use IDE with PC Card Adapter */
371
372#undef CONFIG_IDE_8xx_DIRECT /* Direct IDE not supported */
373#define CONFIG_IDE_LED 1 /* LED for ide supported */
374#undef CONFIG_IDE_RESET /* reset for ide not supported */
375
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200376#define CONFIG_SYS_IDE_MAXBUS 1
377#define CONFIG_SYS_IDE_MAXDEVICE 2
wdenk0608e042004-03-25 19:29:38 +0000378
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200379#define CONFIG_SYS_ATA_IDE0_OFFSET 0x0000
wdenk0608e042004-03-25 19:29:38 +0000380
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200381#define CONFIG_SYS_ATA_IDE1_OFFSET (4 * CONFIG_SYS_PCMCIA_MEM_SIZE)
wdenk0608e042004-03-25 19:29:38 +0000382
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200383#define CONFIG_SYS_ATA_BASE_ADDR CONFIG_SYS_PCMCIA_MEM_ADDR
wdenk0608e042004-03-25 19:29:38 +0000384
385/* Offset for data I/O */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200386#define CONFIG_SYS_ATA_DATA_OFFSET (CONFIG_SYS_PCMCIA_MEM_SIZE + 0x320)
wdenk0608e042004-03-25 19:29:38 +0000387
388/* Offset for normal register accesses */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200389#define CONFIG_SYS_ATA_REG_OFFSET (2 * CONFIG_SYS_PCMCIA_MEM_SIZE + 0x320)
wdenk0608e042004-03-25 19:29:38 +0000390
391/* Offset for alternate registers */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200392#define CONFIG_SYS_ATA_ALT_OFFSET 0x0100
wdenk0608e042004-03-25 19:29:38 +0000393
394
395/*-----------------------------------------------------------------------
396 *
397 *-----------------------------------------------------------------------
398 *
399 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200400#define CONFIG_SYS_DER 0
wdenk0608e042004-03-25 19:29:38 +0000401
402/*
403 * Init Memory Controller:
404 *
405 * BR0/1 and OR0/1 (FLASH)
406 */
407#define FLASH_BASE0_PRELIM 0x40000000 /* FLASH bank #0 */
408
409/* used to re-map FLASH both when starting from SRAM or FLASH:
410 * restrict access enough to keep SRAM working (if any)
411 * but not too much to meddle with FLASH accesses
412 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200413#define CONFIG_SYS_REMAP_OR_AM 0x80000000 /* OR addr mask */
414#define CONFIG_SYS_PRELIM_OR_AM 0xE0000000 /* OR addr mask */
wdenk0608e042004-03-25 19:29:38 +0000415
416/*
417 * FLASH timing:
418 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200419#define CONFIG_SYS_OR_TIMING_FLASH (OR_ACS_DIV1 | OR_TRLX | OR_CSNT_SAM | \
wdenk0608e042004-03-25 19:29:38 +0000420 OR_SCY_2_CLK | OR_EHTR | OR_BI)
421
Heiko Schochere604e402010-07-19 23:46:48 +0200422#define CONFIG_SYS_OR0_REMAP \
423 (CONFIG_SYS_REMAP_OR_AM | CONFIG_SYS_OR_TIMING_FLASH)
424#define CONFIG_SYS_OR0_PRELIM \
425 (CONFIG_SYS_PRELIM_OR_AM | CONFIG_SYS_OR_TIMING_FLASH)
426#define CONFIG_SYS_BR0_PRELIM \
427 ((FLASH_BASE0_PRELIM & BR_BA_MSK) | BR_PS_16 | BR_V )
wdenk0608e042004-03-25 19:29:38 +0000428
429
430/* SDRAM timing: Multiplexed addresses, GPL5 output to GPL5_A (don't care) */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200431#define CONFIG_SYS_OR_TIMING_SDRAM 0x00000A00
wdenk0608e042004-03-25 19:29:38 +0000432
433
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200434#define CONFIG_SYS_MPTPR 0x400
wdenk0608e042004-03-25 19:29:38 +0000435
436/*
437 * MAMR settings for SDRAM
438 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200439#define CONFIG_SYS_MAMR 0x80802114
wdenk0608e042004-03-25 19:29:38 +0000440
441
442/*
Heiko Schochere604e402010-07-19 23:46:48 +0200443 * Chip Selects
444 */
445
446#define CONFIG_SYS_OR4 0xFFFF8926
447#define CONFIG_SYS_BR4 0x90000401
448
449#define LATCH_ADDR 0x90000200
450
wdenk0608e042004-03-25 19:29:38 +0000451#define CONFIG_AUTOBOOT_KEYED /* use key strings to stop autoboot */
Heiko Schochere604e402010-07-19 23:46:48 +0200452
wdenk0608e042004-03-25 19:29:38 +0000453#define CONFIG_AUTOBOOT_STOP_STR "." /* easy to stop for now */
454#define CONFIG_SILENT_CONSOLE 1
455
wdenk5cf91d62004-04-23 20:32:05 +0000456#define CONFIG_USB_STORAGE 1
457#define CONFIG_USB_SL811HS 1
458
wdenk0608e042004-03-25 19:29:38 +0000459#endif /* __CONFIG_H */