blob: 4bb96cc1ab830025a1ae4f6a26ed19a9fd77dffc [file] [log] [blame]
Wolfgang Denk8cba0902006-05-12 16:15:46 +02001/*
Wolfgang Denk29f8f582008-08-09 23:17:32 +02002 * (C) Copyright 2006-2008
Wolfgang Denk8cba0902006-05-12 16:15:46 +02003 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24/*
25 * board/config.h - configuration options, board specific
26 */
27
28#ifndef __CONFIG_H
29#define __CONFIG_H
30
31/*
32 * High Level Configuration Options
33 * (easy to change)
34 */
35
36#define CONFIG_MPC823 1 /* This is a MPC823 CPU */
37#define CONFIG_VIRTLAB2 1 /* ...on a virtlab2 module */
38#define CONFIG_TQM8xxL 1
39
Wolfgang Denk2ae18242010-10-06 09:05:45 +020040#define CONFIG_SYS_TEXT_BASE 0x40000000
41
Wolfgang Denk8cba0902006-05-12 16:15:46 +020042#define CONFIG_8xx_CONS_SMC1 1 /* Console is on SMC1 */
Wolfgang Denk3cb7a482009-07-28 22:13:52 +020043#define CONFIG_SYS_SMC_RXBUFLEN 128
44#define CONFIG_SYS_MAXIDLE 10
Wolfgang Denk8cba0902006-05-12 16:15:46 +020045#define CONFIG_BAUDRATE 115200 /* console baudrate = 115kbps */
46
47#define CONFIG_BOOTCOUNT_LIMIT
48
49#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
50
51#define CONFIG_BOARD_TYPES 1 /* support board types */
52
Wolfgang Denk32bf3d12008-03-03 12:16:44 +010053#define CONFIG_PREBOOT "echo;echo Type \\\"run flash_nfs\\\" to mount root filesystem over NFS;echo"
Wolfgang Denk8cba0902006-05-12 16:15:46 +020054
55#undef CONFIG_BOOTARGS
56
57#define CONFIG_EXTRA_ENV_SETTINGS \
58 "netdev=eth0\0" \
59 "nfsargs=setenv bootargs root=/dev/nfs rw " \
60 "nfsroot=${serverip}:${rootpath}\0" \
61 "ramargs=setenv bootargs root=/dev/ram rw\0" \
62 "addip=setenv bootargs ${bootargs} " \
63 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
64 ":${hostname}:${netdev}:off panic=1\0" \
65 "flash_nfs=run nfsargs addip;" \
66 "bootm ${kernel_addr}\0" \
67 "flash_self=run ramargs addip;" \
68 "bootm ${kernel_addr} ${ramdisk_addr}\0" \
69 "net_nfs=tftp 200000 ${bootfile};run nfsargs addip;bootm\0" \
70 "rootpath=/opt/eldk/ppc_8xx\0" \
Wolfgang Denk29f8f582008-08-09 23:17:32 +020071 "hostname=virtlab2\0" \
72 "bootfile=virtlab2/uImage\0" \
73 "fdt_addr=40040000\0" \
74 "kernel_addr=40060000\0" \
75 "ramdisk_addr=40200000\0" \
76 "u-boot=virtlab2/u-image.bin\0" \
77 "load=tftp 200000 ${u-boot}\0" \
78 "update=prot off 40000000 +${filesize};" \
79 "era 40000000 +${filesize};" \
80 "cp.b 200000 40000000 ${filesize};" \
81 "sete filesize;save\0" \
Wolfgang Denk8cba0902006-05-12 16:15:46 +020082 ""
83#define CONFIG_BOOTCOMMAND "run flash_self"
84
85#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020086#undef CONFIG_SYS_LOADS_BAUD_CHANGE /* don't allow baudrate change */
Wolfgang Denk8cba0902006-05-12 16:15:46 +020087
88#undef CONFIG_WATCHDOG /* watchdog disabled */
89
90#if defined(CONFIG_LCD)
91# undef CONFIG_STATUS_LED /* disturbs display */
92#else
93# define CONFIG_STATUS_LED 1 /* Status LED enabled */
94#endif /* CONFIG_LCD */
95
96#undef CONFIG_CAN_DRIVER /* CAN Driver support disabled */
97
Jon Loeligerd3b8c1a2007-07-09 21:57:31 -050098/*
99 * BOOTP options
100 */
101#define CONFIG_BOOTP_SUBNETMASK
102#define CONFIG_BOOTP_GATEWAY
103#define CONFIG_BOOTP_HOSTNAME
104#define CONFIG_BOOTP_BOOTPATH
105#define CONFIG_BOOTP_BOOTFILESIZE
106
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200107
108#define CONFIG_MAC_PARTITION
109#define CONFIG_DOS_PARTITION
110
111#define CONFIG_RTC_MPC8xx /* use internal RTC of MPC8xx */
112
Jon Loeligerdca3b3d2007-07-04 22:33:46 -0500113
114/*
115 * Command line configuration.
116 */
117#include <config_cmd_default.h>
118
119#define CONFIG_CMD_ASKENV
120#define CONFIG_CMD_DATE
121#define CONFIG_CMD_DHCP
Wolfgang Denk9a63b7f2009-02-21 21:51:21 +0100122#define CONFIG_CMD_EXT2
Jon Loeligerdca3b3d2007-07-04 22:33:46 -0500123#define CONFIG_CMD_IDE
Wolfgang Denk29f8f582008-08-09 23:17:32 +0200124#define CONFIG_CMD_JFFS2
Jon Loeligerdca3b3d2007-07-04 22:33:46 -0500125#define CONFIG_CMD_NFS
126#define CONFIG_CMD_SNTP
127
128#if defined(CONFIG_SPLASH_SCREEN)
129 #define CONFIG_CMD_BMP
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200130#endif
131
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200132
Wolfgang Denk29f8f582008-08-09 23:17:32 +0200133#define CONFIG_NETCONSOLE
134
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200135/*
136 * Miscellaneous configurable options
137 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200138#define CONFIG_SYS_LONGHELP /* undef to save memory */
139#define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200140
Wolfgang Denk29f8f582008-08-09 23:17:32 +0200141#define CONFIG_CMDLINE_EDITING 1 /* add command line history */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200142#define CONFIG_SYS_HUSH_PARSER 1 /* use "hush" command parser */
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200143
Jon Loeligerdca3b3d2007-07-04 22:33:46 -0500144#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200145#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200146#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200147#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200148#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200149#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
150#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
151#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200152
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200153#define CONFIG_SYS_MEMTEST_START 0x0400000 /* memtest works on */
154#define CONFIG_SYS_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200155
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200156#define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200157
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200158#define CONFIG_SYS_HZ 1000 /* decrementer freq: 1 ms ticks */
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200159
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200160/*
161 * Low Level Configuration Settings
162 * (address mappings, register initial values, etc.)
163 * You should know what you are doing if you make changes here.
164 */
165/*-----------------------------------------------------------------------
166 * Internal Memory Mapped Register
167 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200168#define CONFIG_SYS_IMMR 0xFFF00000
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200169
170/*-----------------------------------------------------------------------
171 * Definitions for initial stack pointer and data area (in DPRAM)
172 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200173#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_IMMR
Wolfgang Denk553f0982010-10-26 13:32:32 +0200174#define CONFIG_SYS_INIT_RAM_SIZE 0x2F00 /* Size of used area in DPRAM */
Wolfgang Denk25ddd1f2010-10-26 14:34:52 +0200175#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200176#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200177
178/*-----------------------------------------------------------------------
179 * Start addresses for the final memory configuration
180 * (Set up by the startup code)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200181 * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200182 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200183#define CONFIG_SYS_SDRAM_BASE 0x00000000
184#define CONFIG_SYS_FLASH_BASE 0x40000000
185#define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
186#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
187#define CONFIG_SYS_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200188
189/*
190 * For booting Linux, the board info and command line data
191 * have to be in the first 8 MB of memory, since this is
192 * the maximum mapped by the Linux kernel during initialization.
193 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200194#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200195
196/*-----------------------------------------------------------------------
197 * FLASH organization
198 */
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200199
Martin Krausee318d9e2007-09-27 11:10:08 +0200200/* use CFI flash driver */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200201#define CONFIG_SYS_FLASH_CFI 1 /* Flash is CFI conformant */
Jean-Christophe PLAGNIOL-VILLARD00b18832008-08-13 01:40:42 +0200202#define CONFIG_FLASH_CFI_DRIVER 1 /* Use the common driver */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200203#define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE, CONFIG_SYS_FLASH_BASE+flash_info[0].size }
204#define CONFIG_SYS_FLASH_EMPTY_INFO
205#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1
206#define CONFIG_SYS_MAX_FLASH_BANKS 2 /* max number of memory banks */
207#define CONFIG_SYS_MAX_FLASH_SECT 71 /* max number of sectors on one chip */
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200208
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200209#define CONFIG_ENV_IS_IN_FLASH 1
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200210#define CONFIG_ENV_OFFSET 0x8000 /* Offset of Environment Sector */
211#define CONFIG_ENV_SIZE 0x4000 /* Total Size of Environment Sector */
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200212
213/* Address and size of Redundant Environment Sector */
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200214#define CONFIG_ENV_OFFSET_REDUND (CONFIG_ENV_OFFSET+CONFIG_ENV_SIZE)
215#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE)
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200216
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200217#define CONFIG_SYS_USE_PPCENV /* Environment embedded in sect .ppcenv */
Wolfgang Denk67c31032007-09-16 17:10:04 +0200218
Wolfgang Denk7c803be2008-09-16 18:02:19 +0200219#define CONFIG_MISC_INIT_R /* Make sure to remap flashes correctly */
220
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200221/*-----------------------------------------------------------------------
Wolfgang Denk29f8f582008-08-09 23:17:32 +0200222 * Dynamic MTD partition support
223 */
Stefan Roese68d7d652009-03-19 13:30:36 +0100224#define CONFIG_CMD_MTDPARTS
Stefan Roese942556a2009-05-12 14:32:58 +0200225#define CONFIG_MTD_DEVICE /* needed for mtdparts commands */
226#define CONFIG_FLASH_CFI_MTD
Wolfgang Denk29f8f582008-08-09 23:17:32 +0200227#define MTDIDS_DEFAULT "nor0=TQM8xxL-0"
228
229#define MTDPARTS_DEFAULT "mtdparts=TQM8xxL-0:256k(u-boot)," \
230 "128k(dtb)," \
231 "1664k(kernel)," \
232 "2m(rootfs)," \
Wolfgang Denkcd829192008-08-12 16:08:38 +0200233 "4m(data)"
Wolfgang Denk29f8f582008-08-09 23:17:32 +0200234
235/*-----------------------------------------------------------------------
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200236 * Hardware Information Block
237 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200238#define CONFIG_SYS_HWINFO_OFFSET 0x0003FFC0 /* offset of HW Info block */
239#define CONFIG_SYS_HWINFO_SIZE 0x00000040 /* size of HW Info block */
240#define CONFIG_SYS_HWINFO_MAGIC 0x54514D38 /* 'TQM8' */
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200241
242/*-----------------------------------------------------------------------
243 * Cache Configuration
244 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200245#define CONFIG_SYS_CACHELINE_SIZE 16 /* For all MPC8xx CPUs */
Jon Loeligerdca3b3d2007-07-04 22:33:46 -0500246#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200247#define CONFIG_SYS_CACHELINE_SHIFT 4 /* log base 2 of the above value */
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200248#endif
249
250/*-----------------------------------------------------------------------
251 * SYPCR - System Protection Control 11-9
252 * SYPCR can only be written once after reset!
253 *-----------------------------------------------------------------------
254 * Software & Bus Monitor Timer max, Bus Monitor enable, SW Watchdog freeze
255 */
256#if defined(CONFIG_WATCHDOG)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200257#define CONFIG_SYS_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | \
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200258 SYPCR_SWE | SYPCR_SWRI| SYPCR_SWP)
259#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200260#define CONFIG_SYS_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | SYPCR_SWP)
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200261#endif
262
263/*-----------------------------------------------------------------------
264 * SIUMCR - SIU Module Configuration 11-6
265 *-----------------------------------------------------------------------
266 * PCMCIA config., multi-function pin tri-state
267 */
268#ifndef CONFIG_CAN_DRIVER
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200269#define CONFIG_SYS_SIUMCR (SIUMCR_DBGC00 | SIUMCR_DBPC00 | SIUMCR_MLRC01)
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200270#else /* we must activate GPL5 in the SIUMCR for CAN */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200271#define CONFIG_SYS_SIUMCR (SIUMCR_DBGC11 | SIUMCR_DBPC00 | SIUMCR_MLRC01)
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200272#endif /* CONFIG_CAN_DRIVER */
273
274/*-----------------------------------------------------------------------
275 * TBSCR - Time Base Status and Control 11-26
276 *-----------------------------------------------------------------------
277 * Clear Reference Interrupt Status, Timebase freezing enabled
278 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200279#define CONFIG_SYS_TBSCR (TBSCR_REFA | TBSCR_REFB | TBSCR_TBF)
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200280
281/*-----------------------------------------------------------------------
282 * RTCSC - Real-Time Clock Status and Control Register 11-27
283 *-----------------------------------------------------------------------
284 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200285#define CONFIG_SYS_RTCSC (RTCSC_SEC | RTCSC_ALR | RTCSC_RTF| RTCSC_RTE)
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200286
287/*-----------------------------------------------------------------------
288 * PISCR - Periodic Interrupt Status and Control 11-31
289 *-----------------------------------------------------------------------
290 * Clear Periodic Interrupt Status, Interrupt Timer freezing enabled
291 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200292#define CONFIG_SYS_PISCR (PISCR_PS | PISCR_PITF)
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200293
294/*-----------------------------------------------------------------------
295 * PLPRCR - PLL, Low-Power, and Reset Control Register 15-30
296 *-----------------------------------------------------------------------
297 * Reset PLL lock status sticky bit, timer expired status bit and timer
298 * interrupt status bit
299 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200300#define CONFIG_SYS_PLPRCR (PLPRCR_SPLSS | PLPRCR_TEXPS | PLPRCR_TMIST)
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200301
302/*-----------------------------------------------------------------------
303 * SCCR - System Clock and reset Control Register 15-27
304 *-----------------------------------------------------------------------
305 * Set clock output, timebase and RTC source and divider,
306 * power management and some other internal clocks
307 */
308#define SCCR_MASK SCCR_EBDF11
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200309#define CONFIG_SYS_SCCR (SCCR_COM00 | SCCR_DFSYNC00 | SCCR_DFBRG00 | \
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200310 SCCR_DFNL000 | SCCR_DFNH000 | SCCR_DFLCD000 | \
311 SCCR_DFALCD00)
312
313/*-----------------------------------------------------------------------
314 * PCMCIA stuff
315 *-----------------------------------------------------------------------
316 *
317 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200318#define CONFIG_SYS_PCMCIA_MEM_ADDR (0xE0000000)
319#define CONFIG_SYS_PCMCIA_MEM_SIZE ( 64 << 20 )
320#define CONFIG_SYS_PCMCIA_DMA_ADDR (0xE4000000)
321#define CONFIG_SYS_PCMCIA_DMA_SIZE ( 64 << 20 )
322#define CONFIG_SYS_PCMCIA_ATTRB_ADDR (0xE8000000)
323#define CONFIG_SYS_PCMCIA_ATTRB_SIZE ( 64 << 20 )
324#define CONFIG_SYS_PCMCIA_IO_ADDR (0xEC000000)
325#define CONFIG_SYS_PCMCIA_IO_SIZE ( 64 << 20 )
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200326
327/*-----------------------------------------------------------------------
328 * IDE/ATA stuff (Supports IDE harddisk on PCMCIA Adapter)
329 *-----------------------------------------------------------------------
330 */
331
332#define CONFIG_IDE_8xx_PCCARD 1 /* Use IDE with PC Card Adapter */
333
334#undef CONFIG_IDE_8xx_DIRECT /* Direct IDE not supported */
335#undef CONFIG_IDE_LED /* LED for ide not supported */
336#undef CONFIG_IDE_RESET /* reset for ide not supported */
337
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200338#define CONFIG_SYS_IDE_MAXBUS 1 /* max. 1 IDE bus */
339#define CONFIG_SYS_IDE_MAXDEVICE 1 /* max. 1 drive per IDE bus */
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200340
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200341#define CONFIG_SYS_ATA_IDE0_OFFSET 0x0000
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200342
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200343#define CONFIG_SYS_ATA_BASE_ADDR CONFIG_SYS_PCMCIA_MEM_ADDR
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200344
345/* Offset for data I/O */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200346#define CONFIG_SYS_ATA_DATA_OFFSET (CONFIG_SYS_PCMCIA_MEM_SIZE + 0x320)
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200347
348/* Offset for normal register accesses */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200349#define CONFIG_SYS_ATA_REG_OFFSET (2 * CONFIG_SYS_PCMCIA_MEM_SIZE + 0x320)
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200350
351/* Offset for alternate registers */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200352#define CONFIG_SYS_ATA_ALT_OFFSET 0x0100
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200353
354/*-----------------------------------------------------------------------
355 *
356 *-----------------------------------------------------------------------
357 *
358 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200359#define CONFIG_SYS_DER 0
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200360
361/*
362 * Init Memory Controller:
363 *
364 * BR0/1 and OR0/1 (FLASH)
365 */
366
367#define FLASH_BASE0_PRELIM 0x40000000 /* FLASH bank #0 */
368#define FLASH_BASE1_PRELIM 0x60000000 /* FLASH bank #0 */
369
370/* used to re-map FLASH both when starting from SRAM or FLASH:
371 * restrict access enough to keep SRAM working (if any)
372 * but not too much to meddle with FLASH accesses
373 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200374#define CONFIG_SYS_REMAP_OR_AM 0x80000000 /* OR addr mask */
375#define CONFIG_SYS_PRELIM_OR_AM 0xE0000000 /* OR addr mask */
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200376
377/*
378 * FLASH timing:
379 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200380#define CONFIG_SYS_OR_TIMING_FLASH (OR_ACS_DIV1 | OR_TRLX | OR_CSNT_SAM | \
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200381 OR_SCY_3_CLK | OR_EHTR | OR_BI)
382
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200383#define CONFIG_SYS_OR0_REMAP (CONFIG_SYS_REMAP_OR_AM | CONFIG_SYS_OR_TIMING_FLASH)
384#define CONFIG_SYS_OR0_PRELIM (CONFIG_SYS_PRELIM_OR_AM | CONFIG_SYS_OR_TIMING_FLASH)
385#define CONFIG_SYS_BR0_PRELIM ((FLASH_BASE0_PRELIM & BR_BA_MSK) | BR_V )
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200386
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200387#define CONFIG_SYS_OR1_REMAP CONFIG_SYS_OR0_REMAP
388#define CONFIG_SYS_OR1_PRELIM CONFIG_SYS_OR0_PRELIM
389#define CONFIG_SYS_BR1_PRELIM ((FLASH_BASE1_PRELIM & BR_BA_MSK) | BR_V )
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200390
391/*
392 * BR2/3 and OR2/3 (SDRAM)
393 *
394 */
395#define SDRAM_BASE2_PRELIM 0x00000000 /* SDRAM bank #0 */
396#define SDRAM_BASE3_PRELIM 0x20000000 /* SDRAM bank #1 */
397#define SDRAM_MAX_SIZE 0x04000000 /* max 64 MB per bank */
398
399/* SDRAM timing: Multiplexed addresses, GPL5 output to GPL5_A (don't care) */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200400#define CONFIG_SYS_OR_TIMING_SDRAM 0x00000A00
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200401
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200402#define CONFIG_SYS_OR2_PRELIM (CONFIG_SYS_PRELIM_OR_AM | CONFIG_SYS_OR_TIMING_SDRAM )
403#define CONFIG_SYS_BR2_PRELIM ((SDRAM_BASE2_PRELIM & BR_BA_MSK) | BR_MS_UPMA | BR_V )
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200404
405#ifndef CONFIG_CAN_DRIVER
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200406#define CONFIG_SYS_OR3_PRELIM CONFIG_SYS_OR2_PRELIM
407#define CONFIG_SYS_BR3_PRELIM ((SDRAM_BASE3_PRELIM & BR_BA_MSK) | BR_MS_UPMA | BR_V )
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200408#else /* CAN uses CS3#, so we can have only one SDRAM bank anyway */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200409#define CONFIG_SYS_CAN_BASE 0xC0000000 /* CAN mapped at 0xC0000000 */
410#define CONFIG_SYS_CAN_OR_AM 0xFFFF8000 /* 32 kB address mask */
411#define CONFIG_SYS_OR3_CAN (CONFIG_SYS_CAN_OR_AM | OR_G5LA | OR_BI)
412#define CONFIG_SYS_BR3_CAN ((CONFIG_SYS_CAN_BASE & BR_BA_MSK) | \
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200413 BR_PS_8 | BR_MS_UPMB | BR_V )
414#endif /* CONFIG_CAN_DRIVER */
415
416/*
417 * Memory Periodic Timer Prescaler
418 *
419 * The Divider for PTA (refresh timer) configuration is based on an
420 * example SDRAM configuration (64 MBit, one bank). The adjustment to
421 * the number of chip selects (NCS) and the actually needed refresh
422 * rate is done by setting MPTPR.
423 *
424 * PTA is calculated from
425 * PTA = (gclk * Trefresh) / ((2 ^ (2 * DFBRG)) * PTP * NCS)
426 *
427 * gclk CPU clock (not bus clock!)
428 * Trefresh Refresh cycle * 4 (four word bursts used)
429 *
430 * 4096 Rows from SDRAM example configuration
431 * 1000 factor s -> ms
432 * 32 PTP (pre-divider from MPTPR) from SDRAM example configuration
433 * 4 Number of refresh cycles per period
434 * 64 Refresh cycle in ms per number of rows
435 * --------------------------------------------
436 * Divider = 4096 * 32 * 1000 / (4 * 64) = 512000
437 *
438 * 50 MHz => 50.000.000 / Divider = 98
439 * 66 Mhz => 66.000.000 / Divider = 129
440 * 80 Mhz => 80.000.000 / Divider = 156
441 */
442
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200443#define CONFIG_SYS_PTA_PER_CLK ((4096 * 32 * 1000) / (4 * 64))
444#define CONFIG_SYS_MAMR_PTA 98
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200445
446/*
447 * For 16 MBit, refresh rates could be 31.3 us
448 * (= 64 ms / 2K = 125 / quad bursts).
449 * For a simpler initialization, 15.6 us is used instead.
450 *
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200451 * #define CONFIG_SYS_MPTPR_2BK_2K MPTPR_PTP_DIV32 for 2 banks
452 * #define CONFIG_SYS_MPTPR_1BK_2K MPTPR_PTP_DIV64 for 1 bank
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200453 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200454#define CONFIG_SYS_MPTPR_2BK_4K MPTPR_PTP_DIV16 /* setting for 2 banks */
455#define CONFIG_SYS_MPTPR_1BK_4K MPTPR_PTP_DIV32 /* setting for 1 bank */
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200456
457/* refresh rate 7.8 us (= 64 ms / 8K = 31.2 / quad bursts) for 256 MBit */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200458#define CONFIG_SYS_MPTPR_2BK_8K MPTPR_PTP_DIV8 /* setting for 2 banks */
459#define CONFIG_SYS_MPTPR_1BK_8K MPTPR_PTP_DIV16 /* setting for 1 bank */
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200460
461/*
462 * MAMR settings for SDRAM
463 */
464
465/* 8 column SDRAM */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200466#define CONFIG_SYS_MAMR_8COL ((CONFIG_SYS_MAMR_PTA << MAMR_PTA_SHIFT) | MAMR_PTAE | \
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200467 MAMR_AMA_TYPE_0 | MAMR_DSA_1_CYCL | MAMR_G0CLA_A11 | \
468 MAMR_RLFA_1X | MAMR_WLFA_1X | MAMR_TLFA_4X)
469/* 9 column SDRAM */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200470#define CONFIG_SYS_MAMR_9COL ((CONFIG_SYS_MAMR_PTA << MAMR_PTA_SHIFT) | MAMR_PTAE | \
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200471 MAMR_AMA_TYPE_1 | MAMR_DSA_1_CYCL | MAMR_G0CLA_A10 | \
472 MAMR_RLFA_1X | MAMR_WLFA_1X | MAMR_TLFA_4X)
473
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200474/* Map peripheral control registers on CS4 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200475#define CONFIG_SYS_PERIPHERAL_BASE 0xA0000000
476#define CONFIG_SYS_PERIPHERAL_OR_AM 0xFFFF8000 /* 32 kB address mask */
477#define CONFIG_SYS_OR4_PRELIM (CONFIG_SYS_PERIPHERAL_OR_AM | OR_TRLX | OR_CSNT_SAM | \
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200478 OR_SCY_2_CLK)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200479#define CONFIG_SYS_BR4_PRELIM ((CONFIG_SYS_PERIPHERAL_BASE & BR_BA_MSK) | BR_PS_8 | BR_V)
480#define PCMCIA_CTRL (CONFIG_SYS_PERIPHERAL_BASE + 0xB00)
Heiko Schocher7026ead2010-02-09 15:50:27 +0100481
482/* pass open firmware flat tree */
483#define CONFIG_OF_LIBFDT 1
484#define CONFIG_OF_BOARD_SETUP 1
485#define CONFIG_HWCONFIG 1
486
Wolfgang Denk8cba0902006-05-12 16:15:46 +0200487#endif /* __CONFIG_H */