Gitiles
Code Review Sign In
gerrit.devboardsforandroid.linaro.org / platform / external / u-boot / 6811fea7051d1111c29a83561f967c22d426b0ad / . / configs / rock-pi-e-rk3328_defconfig
blob: 4b0f5175a36f4b441029d793d19d716d5965ffd8 [file] [log] [blame]
b.l.huangd9c34172020-06-01 00:02:11 +0800[diff] [blame]1CONFIG_ARM=y
Tom Rinia2ac2b92021-08-27 21:18:30 -0400[diff] [blame]2CONFIG_SKIP_LOWLEVEL_INIT=y
Peng Fanabf8d962022-04-13 17:47:20 +0800[diff] [blame]3CONFIG_COUNTER_FREQUENCY=24000000
b.l.huangd9c34172020-06-01 00:02:11 +0800[diff] [blame]4CONFIG_ARCH_ROCKCHIP=y
Simon Glass98463902022-10-20 18:22:39 -0600[diff] [blame]5CONFIG_TEXT_BASE=0x00200000
Simon Glass83061db2021-07-10 21:14:30 -0600[diff] [blame]6CONFIG_SPL_GPIO=y
Tom Rini554e5512020-08-10 15:31:07 -0400[diff] [blame]7CONFIG_NR_DRAM_BANKS=1
Tom Rinifcb51172023-02-17 09:58:06 -0500[diff] [blame]8CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
9CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x300000
b.l.huangd9c34172020-06-01 00:02:11 +0800[diff] [blame]10CONFIG_ENV_OFFSET=0x3F8000
Tom Rini2bba7802021-06-28 10:17:29 -0400[diff] [blame]11CONFIG_DEFAULT_DEVICE_TREE="rk3328-rock-pi-e"
Tom Rinifcb51172023-02-17 09:58:06 -0500[diff] [blame]12CONFIG_DM_RESET=y
b.l.huangd9c34172020-06-01 00:02:11 +0800[diff] [blame]13CONFIG_ROCKCHIP_RK3328=y
14CONFIG_TPL_ROCKCHIP_COMMON_BOARD=y
15CONFIG_TPL_LIBCOMMON_SUPPORT=y
16CONFIG_TPL_LIBGENERIC_SUPPORT=y
Simon Glass9ca00682021-07-10 21:14:31 -0600[diff] [blame]17CONFIG_SPL_DRIVERS_MISC=y
b.l.huangd9c34172020-06-01 00:02:11 +0800[diff] [blame]18CONFIG_SPL_STACK_R_ADDR=0x4000000
Tom Rinifcb51172023-02-17 09:58:06 -0500[diff] [blame]19CONFIG_SPL_STACK=0x400000
20CONFIG_TPL_SYS_MALLOC_F_LEN=0x800
b.l.huangd9c34172020-06-01 00:02:11 +0800[diff] [blame]21CONFIG_SPL_SYS_MALLOC_F_LEN=0x4000
b.l.huangd9c34172020-06-01 00:02:11 +0800[diff] [blame]22CONFIG_DEBUG_UART_BASE=0xFF130000
23CONFIG_DEBUG_UART_CLOCK=24000000
Tom Rinid46e86d2022-04-08 13:36:51 -0400[diff] [blame]24CONFIG_SYS_LOAD_ADDR=0x800800
b.l.huangd9c34172020-06-01 00:02:11 +0800[diff] [blame]25CONFIG_DEBUG_UART=y
b.l.huangd9c34172020-06-01 00:02:11 +0800[diff] [blame]26# CONFIG_ANDROID_BOOT_IMAGE is not set
27CONFIG_FIT=y
28CONFIG_FIT_VERBOSE=y
29CONFIG_SPL_LOAD_FIT=y
30CONFIG_DEFAULT_FDT_FILE="rockchip/rk3328-rock-pi-e.dtb"
b.l.huangd9c34172020-06-01 00:02:11 +0800[diff] [blame]31# CONFIG_DISPLAY_CPUINFO is not set
32CONFIG_DISPLAY_BOARDINFO_LATE=y
Tom Rini0817daa2020-10-09 12:22:06 -0400[diff] [blame]33CONFIG_MISC_INIT_R=y
Tom Rinica8a3292022-05-16 17:20:26 -0400[diff] [blame]34CONFIG_SPL_MAX_SIZE=0x40000
35CONFIG_SPL_PAD_TO=0x7f8000
Tom Rini6600b352022-05-27 10:19:45 -0400[diff] [blame]36CONFIG_SPL_HAS_BSS_LINKER_SECTION=y
37CONFIG_SPL_BSS_START_ADDR=0x2000000
Tom Rini9b5f9ae2022-05-19 15:09:22 -0400[diff] [blame]38CONFIG_SPL_BSS_MAX_SIZE=0x2000
b.l.huangd9c34172020-06-01 00:02:11 +0800[diff] [blame]39# CONFIG_SPL_RAW_IMAGE_SUPPORT is not set
Tom Rinif113d7d2022-05-26 13:13:21 -0400[diff] [blame]40# CONFIG_SPL_SHARES_INIT_SP_ADDR is not set
b.l.huangd9c34172020-06-01 00:02:11 +0800[diff] [blame]41CONFIG_SPL_STACK_R=y
Tom Rini7635def2020-06-23 08:20:07 -0400[diff] [blame]42CONFIG_SPL_STACK_R_MALLOC_SIMPLE_LEN=0x10000
Simon Glass975e7cf2021-07-10 21:14:36 -0600[diff] [blame]43CONFIG_SPL_I2C=y
Simon Glass933b2f02021-07-10 21:14:24 -0600[diff] [blame]44CONFIG_SPL_POWER=y
b.l.huangd9c34172020-06-01 00:02:11 +0800[diff] [blame]45CONFIG_SPL_ATF=y
46CONFIG_SPL_ATF_NO_PLATFORM_PARAM=y
Tom Rini41e47b42022-06-06 12:13:29 -0400[diff] [blame]47CONFIG_TPL_SYS_MALLOC_SIMPLE=y
Simon Glass9ca00682021-07-10 21:14:31 -0600[diff] [blame]48CONFIG_TPL_DRIVERS_MISC=y
b.l.huangd9c34172020-06-01 00:02:11 +0800[diff] [blame]49CONFIG_CMD_BOOTZ=y
50CONFIG_CMD_GPT=y
51CONFIG_CMD_MMC=y
52CONFIG_CMD_USB=y
53CONFIG_CMD_TIME=y
54CONFIG_SPL_OF_CONTROL=y
55CONFIG_TPL_OF_CONTROL=y
b.l.huangd9c34172020-06-01 00:02:11 +0800[diff] [blame]56CONFIG_OF_SPL_REMOVE_PROPS="clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
57CONFIG_TPL_OF_PLATDATA=y
58CONFIG_ENV_IS_IN_MMC=y
59CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Tom Rini7d080772020-07-24 17:14:47 -0400[diff] [blame]60CONFIG_SYS_MMC_ENV_DEV=1
b.l.huangd9c34172020-06-01 00:02:11 +0800[diff] [blame]61CONFIG_NET_RANDOM_ETHADDR=y
62CONFIG_TPL_DM=y
63CONFIG_REGMAP=y
64CONFIG_SPL_REGMAP=y
65CONFIG_TPL_REGMAP=y
66CONFIG_SYSCON=y
67CONFIG_SPL_SYSCON=y
68CONFIG_TPL_SYSCON=y
69CONFIG_CLK=y
70CONFIG_SPL_CLK=y
71CONFIG_FASTBOOT_BUF_ADDR=0x800800
72CONFIG_FASTBOOT_CMD_OEM_FORMAT=y
73CONFIG_ROCKCHIP_GPIO=y
74CONFIG_SYS_I2C_ROCKCHIP=y
75CONFIG_MMC_DW=y
76CONFIG_MMC_DW_ROCKCHIP=y
77CONFIG_SF_DEFAULT_SPEED=20000000
b.l.huangd9c34172020-06-01 00:02:11 +0800[diff] [blame]78CONFIG_ETH_DESIGNWARE=y
79CONFIG_GMAC_ROCKCHIP=y
80CONFIG_PHY=y
81CONFIG_PINCTRL=y
82CONFIG_SPL_PINCTRL=y
83CONFIG_DM_PMIC=y
84CONFIG_PMIC_RK8XX=y
Simon Glass7abf1782021-08-08 12:20:25 -0600[diff] [blame]85CONFIG_SPL_PMIC_RK8XX=y
b.l.huangd9c34172020-06-01 00:02:11 +0800[diff] [blame]86CONFIG_SPL_DM_REGULATOR=y
87CONFIG_REGULATOR_PWM=y
b.l.huangd9c34172020-06-01 00:02:11 +0800[diff] [blame]88CONFIG_DM_REGULATOR_FIXED=y
Tom Rini7635def2020-06-23 08:20:07 -0400[diff] [blame]89CONFIG_SPL_DM_REGULATOR_FIXED=y
b.l.huangd9c34172020-06-01 00:02:11 +0800[diff] [blame]90CONFIG_REGULATOR_RK8XX=y
91CONFIG_PWM_ROCKCHIP=y
92CONFIG_RAM=y
93CONFIG_SPL_RAM=y
94CONFIG_TPL_RAM=y
b.l.huangd9c34172020-06-01 00:02:11 +0800[diff] [blame]95CONFIG_BAUDRATE=1500000
96CONFIG_DEBUG_UART_SHIFT=2
97CONFIG_DEBUG_UART_ANNOUNCE=y
98CONFIG_DEBUG_UART_SKIP_INIT=y
Tom Rini9591b632022-12-04 09:39:03 -0500[diff] [blame]99CONFIG_SYS_NS16550_MEM32=y
Tom Rini74f11b52020-11-09 14:23:01 -0500[diff] [blame]100CONFIG_SYSINFO=y
101CONFIG_SYSINFO_SMBIOS=y
b.l.huangd9c34172020-06-01 00:02:11 +0800[diff] [blame]102CONFIG_SYSRESET=y
103# CONFIG_TPL_SYSRESET is not set
104CONFIG_USB=y
105CONFIG_USB_XHCI_HCD=y
106CONFIG_USB_XHCI_DWC3=y
107CONFIG_USB_EHCI_HCD=y
108CONFIG_USB_EHCI_GENERIC=y
109CONFIG_USB_OHCI_HCD=y
110CONFIG_USB_OHCI_GENERIC=y
111CONFIG_USB_DWC2=y
112CONFIG_USB_DWC3=y
113# CONFIG_USB_DWC3_GADGET is not set
114CONFIG_USB_GADGET=y
115CONFIG_USB_GADGET_DWC2_OTG=y
116CONFIG_SPL_TINY_MEMSET=y
117CONFIG_TPL_TINY_MEMSET=y
118CONFIG_ERRNO_STR=y