Gitiles
Code Review Sign In
gerrit.devboardsforandroid.linaro.org / platform / external / u-boot / 696f2b73d6ccffe23d5c295308817ca8d2bebc92 / . / configs / ls1043aqds_lpuart_defconfig
blob: 9dcbe71ad0c102438eff2cf8a2f0c255970e62ff [file] [log] [blame]
Wenbin Song2970e142016-01-21 17:14:55 +0800[diff] [blame]1CONFIG_ARM=y
Peng Fanabf8d962022-04-13 17:47:20 +0800[diff] [blame]2CONFIG_COUNTER_FREQUENCY=25000000
Wenbin Song2970e142016-01-21 17:14:55 +0800[diff] [blame]3CONFIG_TARGET_LS1043AQDS=y
Simon Glass98463902022-10-20 18:22:39 -0600[diff] [blame]4CONFIG_TEXT_BASE=0x60100000
Tom Rini98021542021-11-01 12:19:22 +0000[diff] [blame]5CONFIG_SYS_MALLOC_LEN=0x120000
Tom Rini554e5512020-08-10 15:31:07 -0400[diff] [blame]6CONFIG_NR_DRAM_BANKS=2
Tom Rinifcb51172023-02-17 09:58:06 -0500[diff] [blame]7CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
8CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x1000fff0
Tom Rinia09fea12019-11-18 20:02:10 -0500[diff] [blame]9CONFIG_ENV_SIZE=0x20000
Tom Rinia09fea12019-11-18 20:02:10 -0500[diff] [blame]10CONFIG_ENV_SECT_SIZE=0x20000
Tom Rini15e7b762021-08-18 23:12:33 -0400[diff] [blame]11CONFIG_SYS_I2C_MXC_I2C1=y
12CONFIG_SYS_I2C_MXC_I2C2=y
13CONFIG_SYS_I2C_MXC_I2C3=y
14CONFIG_SYS_I2C_MXC_I2C4=y
Tom Rini556fd592020-04-28 16:15:47 -0400[diff] [blame]15CONFIG_DM_GPIO=y
Tom Rinif7d0ae92020-07-28 08:46:52 -0400[diff] [blame]16CONFIG_DEFAULT_DEVICE_TREE="fsl-ls1043a-qds-lpuart"
Tom Rinia552ffc2022-06-20 08:07:44 -0400[diff] [blame]17CONFIG_FSL_LS_PPA=y
18CONFIG_ENV_ADDR=0x60300000
Tom Rinic960c0f2023-05-01 11:50:26 -0400[diff] [blame]19CONFIG_PCI=y
Tom Rinia552ffc2022-06-20 08:07:44 -0400[diff] [blame]20CONFIG_AHCI=y
21CONFIG_LAYERSCAPE_NS_ACCESS=y
Tom Rini3dc29872022-06-20 08:07:45 -0400[diff] [blame]22CONFIG_PCIE1=y
23CONFIG_PCIE2=y
24CONFIG_PCIE3=y
Tom Rinidf59b7d2021-07-26 21:10:37 -0400[diff] [blame]25CONFIG_FSL_USE_PCA9547_MUX=y
Tom Rinid06e4b72021-12-12 22:12:31 -0500[diff] [blame]26CONFIG_VID=y
27CONFIG_VID_FLS_ENV="ls1043aqds_vdd_mv"
28CONFIG_VOL_MONITOR_INA220=y
29CONFIG_VOL_MONITOR_IR36021_SET=y
Tom Rinid43cd482022-03-30 18:07:32 -0400[diff] [blame]30CONFIG_FSL_QIXIS=y
31# CONFIG_QIXIS_I2C_ACCESS is not set
Tom Rini0a3689c2022-04-01 10:33:18 -0400[diff] [blame]32CONFIG_SYS_MEMTEST_START=0x80000000
33CONFIG_SYS_MEMTEST_END=0x9fffffff
Alper Nebi Yasaka8c281d2022-01-29 18:25:30 +0300[diff] [blame]34CONFIG_REMAKE_ELF=y
Tom Rini54c5c2b2022-01-24 21:08:41 +0000[diff] [blame]35CONFIG_MP=y
Simon Glass73223f02016-02-22 22:55:43 -0700[diff] [blame]36CONFIG_FIT_VERBOSE=y
37CONFIG_OF_BOARD_SETUP=y
Tom Rini2f8a6db2021-12-14 13:36:40 -0500[diff] [blame]38CONFIG_DYNAMIC_SYS_CLK_FREQ=y
Tom Rinic358af82023-03-27 13:39:17 -0400[diff] [blame]39CONFIG_DISTRO_DEFAULTS=y
Heiko Schocherbb597c02016-06-07 08:31:14 +0200[diff] [blame]40CONFIG_BOOTDELAY=10
Sam Protsenko5abc1a42017-08-14 20:22:17 +0300[diff] [blame]41CONFIG_USE_BOOTARGS=y
42CONFIG_BOOTARGS="console=ttyS0,115200 root=/dev/ram0 earlycon=uart8250,mmio,0x21c0500 mtdparts=60000000.nor:2m@0x100000(nor_bank0_uboot),40m@0x1100000(nor_bank0_fit),7m(nor_bank0_user),2m@0x4100000(nor_bank4_uboot),40m@0x5100000(nor_bank4_fit),-(nor_bank4_user);7e800000.flash:1m(nand_uboot),1m(nand_uboot_env),20m(nand_fit);spi0.0:1m(uboot),5m(kernel),1m(dtb),9m(file_system)"
Tom Rinifa2c1462018-02-10 16:54:38 -0500[diff] [blame]43# CONFIG_USE_BOOTCOMMAND is not set
Tom Rini42a2d902022-04-13 09:14:57 -0400[diff] [blame]44CONFIG_ARCH_MISC_INIT=y
Adam Ford8ccf98b2018-07-29 13:13:29 -0500[diff] [blame]45CONFIG_MISC_INIT_R=y
Tom Rinicf493582022-05-11 16:21:06 -0400[diff] [blame]46CONFIG_SYS_MAXARGS=64
Tom Rinid0ee7f22022-05-11 17:38:09 -0400[diff] [blame]47CONFIG_SYS_PBSIZE=532
Tom Rini89cb2b52016-04-24 17:29:26 -0400[diff] [blame]48CONFIG_CMD_BOOTZ=y
Tuomas Tynkkynenad12dc12017-10-08 21:48:01 +0300[diff] [blame]49CONFIG_CMD_IMLS=y
Tom Rini89cb2b52016-04-24 17:29:26 -0400[diff] [blame]50CONFIG_CMD_GREPENV=y
Tom Rini88cd7d02021-08-17 17:59:45 -0400[diff] [blame]51CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS=5
Tom Rini78d1e1d2016-04-22 16:41:25 -0400[diff] [blame]52CONFIG_CMD_MEMINFO=y
Tom Rini88663122017-08-14 19:58:53 -0400[diff] [blame]53CONFIG_CMD_MEMTEST=y
Biwen Li614d28b2021-02-05 19:02:10 +0800[diff] [blame]54CONFIG_CMD_GPIO=y
Tom Rini61444382021-02-15 13:34:30 -0500[diff] [blame]55CONFIG_CMD_GPT=y
Tom Rini88663122017-08-14 19:58:53 -0400[diff] [blame]56CONFIG_CMD_I2C=y
Tom Rini89cb2b52016-04-24 17:29:26 -0400[diff] [blame]57CONFIG_CMD_MMC=y
Tom Rini8f1a80e2017-07-28 21:31:42 -0400[diff] [blame]58CONFIG_CMD_NAND=y
Tom Rini78d1e1d2016-04-22 16:41:25 -0400[diff] [blame]59CONFIG_CMD_USB=y
Tom Rini89cb2b52016-04-24 17:29:26 -0400[diff] [blame]60CONFIG_CMD_CACHE=y
Tom Rini43ede0b2017-10-22 17:55:07 -0400[diff] [blame]61CONFIG_MTDPARTS_DEFAULT="mtdparts=60000000.nor:2m@0x100000(nor_bank0_uboot),40m@0x1100000(nor_bank0_fit),7m(nor_bank0_user),2m@0x4100000(nor_bank4_uboot),40m@0x5100000(nor_bank4_fit),-(nor_bank4_user);7e800000.flash:1m(nand_uboot),1m(nand_uboot_env),20m(nand_fit);spi0.0:1m(uboot),5m(kernel),1m(dtb),9m(file_system)"
Wenbin Song2970e142016-01-21 17:14:55 +0800[diff] [blame]62CONFIG_OF_CONTROL=y
Adam Forde91907a2020-07-03 06:48:56 -0500[diff] [blame]63CONFIG_ENV_OVERWRITE=y
Tom Rini5dc4dfd2017-08-28 07:16:32 -0400[diff] [blame]64CONFIG_ENV_IS_IN_FLASH=y
Simon Glass6edb5dd2022-01-31 07:49:33 -0700[diff] [blame]65CONFIG_SATA=y
Peng Ma0833d952019-01-30 19:13:32 +0800[diff] [blame]66CONFIG_SATA_CEVA=y
Tom Rini28522672017-03-01 16:51:58 -0500[diff] [blame]67CONFIG_FSL_CAAM=y
Tom Riniefb5dab72021-08-21 13:50:17 -0400[diff] [blame]68CONFIG_DYNAMIC_DDR_CLK_FREQ=y
Tom Rini95372162021-08-21 13:50:18 -0400[diff] [blame]69CONFIG_DDR_ECC=y
70CONFIG_ECC_INIT_VIA_DDRCONTROLLER=y
Tom Rinif76750d2021-12-11 14:55:51 -0500[diff] [blame]71CONFIG_MPC8XXX_GPIO=y
Tom Rini556fd592020-04-28 16:15:47 -0400[diff] [blame]72CONFIG_DM_I2C=y
Tom Rini55dabcc2021-08-18 23:12:24 -0400[diff] [blame]73CONFIG_SPL_SYS_I2C_LEGACY=y
Tom Rinifc8d3b92021-08-18 23:12:37 -0400[diff] [blame]74CONFIG_I2C_SET_DEFAULT_BUS_NUM=y
Tom Rini88cd7d02021-08-17 17:59:45 -0400[diff] [blame]75CONFIG_SYS_I2C_EEPROM_ADDR=0x57
Mario Six07dea2e2018-03-28 14:38:19 +0200[diff] [blame]76CONFIG_FSL_ESDHC=y
Tom Rini0cfccb52019-12-04 17:18:38 -0500[diff] [blame]77CONFIG_MTD=y
Masahiro Yamadae856bdc2017-02-11 22:43:54 +0900[diff] [blame]78CONFIG_MTD_NOR_FLASH=y
Adam Ford2fe88d42018-10-14 15:10:50 -0500[diff] [blame]79CONFIG_FLASH_CFI_DRIVER=y
Tom Rini819b4772022-02-25 11:19:52 -0500[diff] [blame]80CONFIG_CFI_FLASH_USE_WEAK_ACCESSORS=y
Adam Ford2fe88d42018-10-14 15:10:50 -0500[diff] [blame]81CONFIG_SYS_FLASH_USE_BUFFER_WRITE=y
Tom Rinib72713d2022-07-23 13:04:55 -0400[diff] [blame]82CONFIG_SYS_FLASH_EMPTY_INFO=y
Adam Ford2fe88d42018-10-14 15:10:50 -0500[diff] [blame]83CONFIG_SYS_FLASH_CFI=y
Tom Rini1107dad2022-07-23 13:05:05 -0400[diff] [blame]84CONFIG_SYS_FLASH_QUIET_TEST=y
Tom Rini1db251b2022-07-23 13:05:04 -0400[diff] [blame]85CONFIG_SYS_MAX_FLASH_SECT=1024
Tom Rini0cfccb52019-12-04 17:18:38 -0500[diff] [blame]86CONFIG_MTD_RAW_NAND=y
Tom Rini53f06132021-09-22 14:50:37 -0400[diff] [blame]87CONFIG_NAND_FSL_IFC=y
Tom Rinic0ad62c2021-09-22 14:50:34 -0400[diff] [blame]88CONFIG_SYS_NAND_ONFI_DETECTION=y
Patrick Delaunay14453fb2019-02-27 15:20:36 +0100[diff] [blame]89CONFIG_SF_DEFAULT_BUS=1
Tom Rinif76750d2021-12-11 14:55:51 -0500[diff] [blame]90CONFIG_SPI_FLASH_EON=y
91CONFIG_SPI_FLASH_STMICRO=y
92CONFIG_SPI_FLASH_SST=y
Alexandru Gagniuc3146f0c2017-08-01 17:19:59 -0700[diff] [blame]93CONFIG_PHYLIB=y
Tom Rini306881a2020-04-24 15:35:53 -0400[diff] [blame]94CONFIG_PHYLIB_10G=y
95CONFIG_PHY_REALTEK=y
96CONFIG_PHY_VITESSE=y
Patrick Delaunayb331cd62017-01-27 11:00:42 +0100[diff] [blame]97CONFIG_E1000=y
Mark Kettenis045474b2022-01-22 20:38:11 +0100[diff] [blame]98CONFIG_NVME_PCI=y
Patrick Delaunayb331cd62017-01-27 11:00:42 +0100[diff] [blame]99CONFIG_DM_PCI_COMPAT=y
Hou Zhiqianged188aa2020-07-09 23:31:42 +0800[diff] [blame]100CONFIG_PCIE_LAYERSCAPE_RC=y
Peng Ma0833d952019-01-30 19:13:32 +0800[diff] [blame]101CONFIG_DM_SCSI=y
Tom Riniaca5cd22016-09-08 16:11:59 -0400[diff] [blame]102CONFIG_DM_SERIAL=y
Wenbin Song2970e142016-01-21 17:14:55 +0800[diff] [blame]103CONFIG_FSL_LPUART=y
Tom Rinidb48e522022-03-23 17:20:00 -0400[diff] [blame]104CONFIG_LPUART=y
Adam Fordf1b1f772018-04-15 13:51:26 -0400[diff] [blame]105CONFIG_SPI=y
Tom Riniaca5cd22016-09-08 16:11:59 -0400[diff] [blame]106CONFIG_DM_SPI=y
Masahiro Yamada0a8cc1a2016-06-04 07:35:03 +0900[diff] [blame]107CONFIG_USB=y
108CONFIG_USB_XHCI_HCD=y
Masahiro Yamada10db7502016-06-04 07:35:04 +0900[diff] [blame]109CONFIG_USB_XHCI_DWC3=y