blob: 739ff0d6271fc40eec62cc3df8985e2063cd6440 [file] [log] [blame]
Hans-Christian Egtvedt0eb57172008-08-06 14:42:13 +02001/*
2 * Copyright (C) 2008 Atmel Corporation
3 *
4 * Configuration settings for the Favr-32 EarthLCD LCD kit.
5 *
6 * See file CREDITS for list of people who contributed to this project.
7 *
8 * This program is free software; you can redistribute it and/or modify it
9 * under the terms of the GNU General Public License as published by the Free
10 * Software Foundation; either version 2 of the License, or (at your option)
11 * any later version.
12 *
13 * This program is distributed in the hope that it will be useful, but WITHOUT
14 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
15 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
16 * more details.
17 *
18 * You should have received a copy of the GNU General Public License along with
19 * this program; if not, write to the Free Software Foundation, Inc., 59 Temple
20 * Place, Suite 330, Boston, MA 02111-1307 USA
21 */
22#ifndef __CONFIG_H
23#define __CONFIG_H
24
25#include <asm/arch/memory-map.h>
26
27#define CONFIG_AVR32 1
28#define CONFIG_AT32AP 1
29#define CONFIG_AT32AP7000 1
30#define CONFIG_FAVR32_EZKIT 1
31
32#define CONFIG_FAVR32_EZKIT_EXT_FLASH 1
33
34/*
35 * Timer clock frequency. We're using the CPU-internal COUNT register
36 * for this, so this is equivalent to the CPU core clock frequency
37 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020038#define CONFIG_SYS_HZ 1000
Hans-Christian Egtvedt0eb57172008-08-06 14:42:13 +020039
40/*
41 * Set up the PLL to run at 140 MHz, the CPU to run at the PLL
42 * frequency, the HSB and PBB at 1/2, and the PBA to run at 1/4 the
43 * PLL frequency.
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020044 * (CONFIG_SYS_OSC0_HZ * CONFIG_SYS_PLL0_MUL) / CONFIG_SYS_PLL0_DIV = PLL MHz
Hans-Christian Egtvedt0eb57172008-08-06 14:42:13 +020045 */
46#define CONFIG_PLL 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020047#define CONFIG_SYS_POWER_MANAGER 1
48#define CONFIG_SYS_OSC0_HZ 20000000
49#define CONFIG_SYS_PLL0_DIV 1
50#define CONFIG_SYS_PLL0_MUL 7
51#define CONFIG_SYS_PLL0_SUPPRESS_CYCLES 16
Hans-Christian Egtvedt0eb57172008-08-06 14:42:13 +020052/*
53 * Set the CPU running at:
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020054 * PLL / (2^CONFIG_SYS_CLKDIV_CPU) = CPU MHz
Hans-Christian Egtvedt0eb57172008-08-06 14:42:13 +020055 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020056#define CONFIG_SYS_CLKDIV_CPU 0
Hans-Christian Egtvedt0eb57172008-08-06 14:42:13 +020057/*
58 * Set the HSB running at:
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020059 * PLL / (2^CONFIG_SYS_CLKDIV_HSB) = HSB MHz
Hans-Christian Egtvedt0eb57172008-08-06 14:42:13 +020060 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020061#define CONFIG_SYS_CLKDIV_HSB 1
Hans-Christian Egtvedt0eb57172008-08-06 14:42:13 +020062/*
63 * Set the PBA running at:
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020064 * PLL / (2^CONFIG_SYS_CLKDIV_PBA) = PBA MHz
Hans-Christian Egtvedt0eb57172008-08-06 14:42:13 +020065 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020066#define CONFIG_SYS_CLKDIV_PBA 2
Hans-Christian Egtvedt0eb57172008-08-06 14:42:13 +020067/*
68 * Set the PBB running at:
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020069 * PLL / (2^CONFIG_SYS_CLKDIV_PBB) = PBB MHz
Hans-Christian Egtvedt0eb57172008-08-06 14:42:13 +020070 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020071#define CONFIG_SYS_CLKDIV_PBB 1
Hans-Christian Egtvedt0eb57172008-08-06 14:42:13 +020072
73/*
74 * The PLLOPT register controls the PLL like this:
75 * icp = PLLOPT<2>
76 * ivco = PLLOPT<1:0>
77 *
78 * We want icp=1 (default) and ivco=0 (80-160 MHz) or ivco=2 (150-240MHz).
79 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020080#define CONFIG_SYS_PLL0_OPT 0x04
Hans-Christian Egtvedt0eb57172008-08-06 14:42:13 +020081
82#undef CONFIG_USART0
83#undef CONFIG_USART1
84#undef CONFIG_USART2
85#define CONFIG_USART3 1
86
87/* User serviceable stuff */
88#define CONFIG_DOS_PARTITION 1
89
90#define CONFIG_CMDLINE_TAG 1
91#define CONFIG_SETUP_MEMORY_TAGS 1
92#define CONFIG_INITRD_TAG 1
93
94#define CONFIG_STACKSIZE (2048)
95
96#define CONFIG_BAUDRATE 115200
97#define CONFIG_BOOTARGS \
98 "root=/dev/mtdblock1 rootfstype=jffs fbmem=1800k"
99
100#define CONFIG_BOOTCOMMAND \
101 "fsload; bootm $(fileaddr)"
102
103/*
104 * Only interrupt autoboot if <space> is pressed. Otherwise, garbage
105 * data on the serial line may interrupt the boot sequence.
106 */
107#define CONFIG_BOOTDELAY 1
108#define CONFIG_AUTOBOOT 1
109#define CONFIG_AUTOBOOT_KEYED 1
110#define CONFIG_AUTOBOOT_PROMPT \
Haavard Skinnemoen25da0b82008-08-20 09:27:37 +0200111 "Press SPACE to abort autoboot in %d seconds\n", bootdelay
Hans-Christian Egtvedt0eb57172008-08-06 14:42:13 +0200112#define CONFIG_AUTOBOOT_DELAY_STR "d"
113#define CONFIG_AUTOBOOT_STOP_STR " "
114
115/*
116 * After booting the board for the first time, new ethernet addresses
117 * should be generated and assigned to the environment variables
118 * "ethaddr" and "eth1addr". This is normally done during production.
119 */
120#define CONFIG_OVERWRITE_ETHADDR_ONCE 1
121#define CONFIG_NET_MULTI 1
122
123/*
124 * BOOTP options
125 */
126#define CONFIG_BOOTP_SUBNETMASK
127#define CONFIG_BOOTP_GATEWAY
128
129
130/*
131 * Command line configuration.
132 */
133#include <config_cmd_default.h>
134
135#define CONFIG_CMD_ASKENV
136#define CONFIG_CMD_DHCP
137#define CONFIG_CMD_EXT2
138#define CONFIG_CMD_FAT
139#define CONFIG_CMD_JFFS2
140#define CONFIG_CMD_MMC
141
Hans-Christian Egtvedt0eb57172008-08-06 14:42:13 +0200142#undef CONFIG_CMD_FPGA
143#undef CONFIG_CMD_SETGETDCR
Wolfgang Denk74de7ae2009-04-01 23:34:12 +0200144#undef CONFIG_CMD_SOURCE
Hans-Christian Egtvedt0eb57172008-08-06 14:42:13 +0200145#undef CONFIG_CMD_XIMG
146
147#define CONFIG_ATMEL_USART 1
148#define CONFIG_MACB 1
Haavard Skinnemoenab0df362008-08-29 21:09:49 +0200149#define CONFIG_PORTMUX_PIO 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200150#define CONFIG_SYS_NR_PIOS 5
151#define CONFIG_SYS_HSDRAMC 1
Hans-Christian Egtvedt0eb57172008-08-06 14:42:13 +0200152#define CONFIG_MMC 1
153#define CONFIG_ATMEL_MCI 1
154
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200155#define CONFIG_SYS_DCACHE_LINESZ 32
156#define CONFIG_SYS_ICACHE_LINESZ 32
Hans-Christian Egtvedt0eb57172008-08-06 14:42:13 +0200157
158#define CONFIG_NR_DRAM_BANKS 1
159
160/* External flash on Favr-32 */
161#if 0
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200162#define CONFIG_SYS_FLASH_CFI 1
Jean-Christophe PLAGNIOL-VILLARDee9536a2008-09-01 01:16:33 +0200163#define CONFIG_FLASH_CFI_DRIVER 1
Hans-Christian Egtvedt0eb57172008-08-06 14:42:13 +0200164#endif
165
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200166#define CONFIG_SYS_FLASH_BASE 0x00000000
167#define CONFIG_SYS_FLASH_SIZE 0x800000
168#define CONFIG_SYS_MAX_FLASH_BANKS 1
169#define CONFIG_SYS_MAX_FLASH_SECT 135
Hans-Christian Egtvedt0eb57172008-08-06 14:42:13 +0200170
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200171#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
Hans-Christian Egtvedt0eb57172008-08-06 14:42:13 +0200172
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200173#define CONFIG_SYS_INTRAM_BASE INTERNAL_SRAM_BASE
174#define CONFIG_SYS_INTRAM_SIZE INTERNAL_SRAM_SIZE
175#define CONFIG_SYS_SDRAM_BASE EBI_SDRAM_BASE
Hans-Christian Egtvedt0eb57172008-08-06 14:42:13 +0200176
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200177#define CONFIG_ENV_IS_IN_FLASH 1
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200178#define CONFIG_ENV_SIZE 65536
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200179#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + CONFIG_SYS_FLASH_SIZE - CONFIG_ENV_SIZE)
Hans-Christian Egtvedt0eb57172008-08-06 14:42:13 +0200180
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200181#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INTRAM_BASE + CONFIG_SYS_INTRAM_SIZE)
Hans-Christian Egtvedt0eb57172008-08-06 14:42:13 +0200182
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200183#define CONFIG_SYS_MALLOC_LEN (256*1024)
184#define CONFIG_SYS_DMA_ALLOC_LEN (16384)
Hans-Christian Egtvedt0eb57172008-08-06 14:42:13 +0200185
186/* Allow 4MB for the kernel run-time image */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200187#define CONFIG_SYS_LOAD_ADDR (EBI_SDRAM_BASE + 0x00400000)
188#define CONFIG_SYS_BOOTPARAMS_LEN (16 * 1024)
Hans-Christian Egtvedt0eb57172008-08-06 14:42:13 +0200189
190/* Other configuration settings that shouldn't have to change all that often */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200191#define CONFIG_SYS_PROMPT "U-Boot> "
192#define CONFIG_SYS_CBSIZE 256
193#define CONFIG_SYS_MAXARGS 16
194#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
195#define CONFIG_SYS_LONGHELP 1
Hans-Christian Egtvedt0eb57172008-08-06 14:42:13 +0200196
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200197#define CONFIG_SYS_MEMTEST_START EBI_SDRAM_BASE
198#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + 0x700000)
199#define CONFIG_SYS_BAUDRATE_TABLE { 115200, 38400, 19200, 9600, 2400 }
Hans-Christian Egtvedt0eb57172008-08-06 14:42:13 +0200200
201#endif /* __CONFIG_H */