blob: 57646575a13f8de40b5259d383299a4c56467145 [file] [log] [blame]
Tom Rini53633a82024-02-29 12:33:36 -05001# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2%YAML 1.2
3---
4$id: http://devicetree.org/schemas/mmc/amlogic,meson-gx-mmc.yaml#
5$schema: http://devicetree.org/meta-schemas/core.yaml#
6
7title: Amlogic SD / eMMC controller for S905/GXBB family SoCs
8
9description:
10 The MMC 5.1 compliant host controller on Amlogic provides the
11 interface for SD, eMMC and SDIO devices
12
13maintainers:
14 - Neil Armstrong <neil.armstrong@linaro.org>
15
16allOf:
17 - $ref: mmc-controller.yaml#
18
19properties:
20 compatible:
21 oneOf:
22 - const: amlogic,meson-axg-mmc
23 - items:
24 - const: amlogic,meson-gx-mmc
25 - const: amlogic,meson-gxbb-mmc
26
27 reg:
28 maxItems: 1
29
30 interrupts:
31 minItems: 1
32 items:
33 - description: mmc controller instance
34 - description: card detect
35
36 clocks:
37 maxItems: 3
38
39 clock-names:
40 items:
41 - const: core
42 - const: clkin0
43 - const: clkin1
44
45 resets:
46 maxItems: 1
47
48 amlogic,dram-access-quirk:
49 type: boolean
50 description:
51 set when controller's internal DMA engine cannot access the DRAM memory,
52 like on the G12A dedicated SDIO controller.
53
Tom Rini6b642ac2024-10-01 12:20:28 -060054 power-domains:
55 maxItems: 1
56
Tom Rini53633a82024-02-29 12:33:36 -050057required:
58 - compatible
59 - reg
60 - interrupts
61 - clocks
62 - clock-names
63 - resets
64
65unevaluatedProperties: false
66
67examples:
68 - |
69 #include <dt-bindings/interrupt-controller/irq.h>
70 #include <dt-bindings/interrupt-controller/arm-gic.h>
71 mmc@70000 {
72 compatible = "amlogic,meson-gx-mmc", "amlogic,meson-gxbb-mmc";
73 reg = <0x70000 0x2000>;
74 interrupts = <GIC_SPI 216 IRQ_TYPE_EDGE_RISING>;
75 clocks = <&clk_mmc>, <&xtal>, <&clk_div>;
76 clock-names = "core", "clkin0", "clkin1";
77 pinctrl-0 = <&emm_pins>;
78 resets = <&reset_mmc>;
79 };