blob: 49672dfe7c3f81d712b1476ac4ed886551c52a1a [file] [log] [blame]
Arkadiusz Karas5b6f8f32020-01-02 19:31:21 +01001/* SPDX-License-Identifier: GPL-2.0+ */
2/*
3 * Copyright (C) 2017-2019 A. Karas, SomLabs
4 * Copyright (C) 2015-2016 Freescale Semiconductor, Inc.
5 *
6 * Configuration settings for the SoMlabs VisionSOM 6ULL board.
7 */
8#ifndef __SOMLABS_VISIONSOM_6ULL_H
9#define __SOMLABS_VISIONSOM_6ULL_H
10
11#include <asm/arch/imx-regs.h>
12#include <linux/sizes.h>
13#include "mx6_common.h"
14#include <asm/mach-imx/gpio.h>
15
16/* SPL options */
17#include "imx6_spl.h"
18
Arkadiusz Karas5b6f8f32020-01-02 19:31:21 +010019
20/* MMC Configs */
21#ifdef CONFIG_FSL_USDHC
Tom Rini6cc04542022-10-28 20:27:13 -040022#define CFG_SYS_FSL_ESDHC_ADDR USDHC2_BASE_ADDR
Arkadiusz Karas5b6f8f32020-01-02 19:31:21 +010023
Tom Rini6cc04542022-10-28 20:27:13 -040024#define CFG_SYS_FSL_USDHC_NUM 1
Arkadiusz Karas5b6f8f32020-01-02 19:31:21 +010025#endif /* CONFIG_FSL_USDHC */
26
Arkadiusz Karas5b6f8f32020-01-02 19:31:21 +010027#define CONFIG_EXTRA_ENV_SETTINGS \
28 "bootm_size=0x10000000\0" \
29 "console=ttymxc0\0" \
30 "initrd_addr=0x86800000\0" \
31 "fdt_addr=0x83000000\0" \
32 "script=boot.scr\0" \
33 "image=zImage\0" \
34 "splashimage=0x80000000\0" \
35 "splashfile=/boot/splash.bmp\0" \
36 "mmcdev=1\0" \
37 "mmcpart=1\0" \
38 "mmcroot=/dev/mmcblk1p1 rootwait rw\0" \
39 "setrootmmc=setenv rootspec root=${mmcroot}\0" \
40 "setbootscriptmmc=setenv loadbootscript " \
41 "load mmc ${mmcdev}:${mmcpart} " \
42 "${loadaddr} /boot/${script};\0" \
43 "setloadmmc=setenv loadimage load mmc ${mmcdev}:${mmcpart} " \
44 "${loadaddr} /boot/${image}; " \
45 "setenv loadfdt load mmc ${mmcdev}:${mmcpart} " \
46 "${fdt_addr} /boot/${fdt_file};\0" \
47 "setbootargs=setenv bootargs console=${console},${baudrate} " \
48 "${rootspec}\0" \
49 "execbootscript=echo Running bootscript...; source\0" \
50 "setfdtfile=setenv fdt_file somlabs-visionsom-6ull.dtb\0" \
51 "checkbootdev=run setbootscriptmmc; " \
52 "run setrootmmc; " \
53 "run setloadmmc; " \
54
Arkadiusz Karas5b6f8f32020-01-02 19:31:21 +010055/* Miscellaneous configurable options */
Arkadiusz Karas5b6f8f32020-01-02 19:31:21 +010056
Arkadiusz Karas5b6f8f32020-01-02 19:31:21 +010057/* Physical Memory Map */
58#define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
59
60#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
61#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
62#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
63
Arkadiusz Karas5b6f8f32020-01-02 19:31:21 +010064/* environment organization */
Arkadiusz Karas5b6f8f32020-01-02 19:31:21 +010065
66/* USB Configs */
67#ifdef CONFIG_CMD_USB
Arkadiusz Karas5b6f8f32020-01-02 19:31:21 +010068#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
69#define CONFIG_MXC_USB_FLAGS 0
Arkadiusz Karas5b6f8f32020-01-02 19:31:21 +010070#endif
71
72#ifdef CONFIG_CMD_NET
Arkadiusz Karas5b6f8f32020-01-02 19:31:21 +010073#define CONFIG_FEC_MXC_PHYADDR 0x1
Arkadiusz Karas5b6f8f32020-01-02 19:31:21 +010074#endif
75
Arkadiusz Karas5b6f8f32020-01-02 19:31:21 +010076#endif