blob: 0a015ea2ded28ee8b9c6ef06d8db655b9f43d33a [file] [log] [blame]
wdenkfe8c2802002-11-03 00:38:21 +00001/*
2 * genietv/genietv.c
3 *
4 * The GENIETV is using the following physical memorymap (copied from
5 * the FADS configuration):
6 *
7 * ff020000 -> ff02ffff : pcmcia
8 * ff010000 -> ff01ffff : BCSR connected to CS1, setup by 8xxROM
9 * ff000000 -> ff00ffff : IMAP internal in the cpu
10 * 02800000 -> 0287ffff : flash connected to CS0
11 * 00000000 -> nnnnnnnn : sdram setup by U-Boot
12 *
13 * CS pins are connected as follows:
14 *
15 * CS0 -512Kb boot flash
16 * CS1 - SDRAM #1
17 * CS2 - SDRAM #2
18 * CS3 - Flash #1
19 * CS4 - Flash #2
20 * CS5 - LON (if present)
21 * CS6 - PCMCIA #1
22 * CS7 - PCMCIA #2
23 *
24 * Ports are configured as follows:
25 *
26 * PA7 - SDRAM banks enable
27 */
28
29#include <common.h>
30#include <mpc8xx.h>
31
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020032#define CONFIG_SYS_PA7 0x0100
wdenkfe8c2802002-11-03 00:38:21 +000033
34/* ------------------------------------------------------------------------- */
35
36static long int dram_size (long int, long int *, long int);
37
38/* ------------------------------------------------------------------------- */
39
40#define _NOT_USED_ 0xFFFFFFFF
41
wdenkc83bf6a2004-01-06 22:38:14 +000042const uint sdram_table[] = {
wdenkfe8c2802002-11-03 00:38:21 +000043 /*
44 * Single Read. (Offset 0 in UPMB RAM)
45 */
46 0x1F0DFC04, 0xEEAFBC04, 0x11AF7C04, 0xEFBEEC00,
wdenkc83bf6a2004-01-06 22:38:14 +000047 0x1FFDDC47, /* last */
wdenkfe8c2802002-11-03 00:38:21 +000048 /*
49 * SDRAM Initialization (offset 5 in UPMB RAM)
50 *
wdenk8bde7f72003-06-27 21:31:46 +000051 * This is no UPM entry point. The following definition uses
52 * the remaining space to establish an initialization
53 * sequence, which is executed by a RUN command.
wdenkfe8c2802002-11-03 00:38:21 +000054 *
55 */
wdenkc83bf6a2004-01-06 22:38:14 +000056 0x1FFDDC34, 0xEFEEAC34, 0x1FBD5C35, /* last */
wdenkfe8c2802002-11-03 00:38:21 +000057 /*
58 * Burst Read. (Offset 8 in UPMB RAM)
59 */
60 0x1F0DFC04, 0xEEAFBC04, 0x10AF7C04, 0xF0AFFC00,
wdenkc83bf6a2004-01-06 22:38:14 +000061 0xF0AFFC00, 0xF1AFFC00, 0xEFBEEC00, 0x1FFDDC47, /* last */
wdenkfe8c2802002-11-03 00:38:21 +000062 _NOT_USED_, _NOT_USED_, _NOT_USED_, _NOT_USED_,
63 _NOT_USED_, _NOT_USED_, _NOT_USED_, _NOT_USED_,
64 /*
65 * Single Write. (Offset 18 in UPMB RAM)
66 */
wdenkc83bf6a2004-01-06 22:38:14 +000067 0x1F2DFC04, 0xEEAFAC00, 0x01BE4C04, 0x1FFDDC47, /* last */
wdenkfe8c2802002-11-03 00:38:21 +000068 _NOT_USED_, _NOT_USED_, _NOT_USED_, _NOT_USED_,
69 /*
70 * Burst Write. (Offset 20 in UPMB RAM)
71 */
72 0x1F0DFC04, 0xEEAFAC00, 0x10AF5C00, 0xF0AFFC00,
wdenkc83bf6a2004-01-06 22:38:14 +000073 0xF0AFFC00, 0xE1BEEC04, 0x1FFDDC47, /* last */
74 _NOT_USED_,
wdenkfe8c2802002-11-03 00:38:21 +000075 _NOT_USED_, _NOT_USED_, _NOT_USED_, _NOT_USED_,
76 _NOT_USED_, _NOT_USED_, _NOT_USED_, _NOT_USED_,
77 /*
78 * Refresh (Offset 30 in UPMB RAM)
79 */
80 0x1FFD7C84, 0xFFFFFC04, 0xFFFFFC04, 0xFFFFFC04,
wdenkc83bf6a2004-01-06 22:38:14 +000081 0xFFFFFC84, 0xFFFFFC07, /* last */
82 _NOT_USED_, _NOT_USED_,
wdenkfe8c2802002-11-03 00:38:21 +000083 _NOT_USED_, _NOT_USED_, _NOT_USED_, _NOT_USED_,
84 /*
85 * Exception. (Offset 3c in UPMB RAM)
86 */
wdenkc83bf6a2004-01-06 22:38:14 +000087 0x7FFFFC07, /* last */
88 _NOT_USED_, _NOT_USED_, _NOT_USED_,
wdenkfe8c2802002-11-03 00:38:21 +000089};
90
91/* ------------------------------------------------------------------------- */
92
93
94/*
95 * Check Board Identity
96 */
97
98int checkboard (void)
99{
wdenkc83bf6a2004-01-06 22:38:14 +0000100 puts ("Board: GenieTV\n");
101 return 0;
wdenkfe8c2802002-11-03 00:38:21 +0000102}
103
104#if 0
wdenkc83bf6a2004-01-06 22:38:14 +0000105static void PrintState (void)
wdenkfe8c2802002-11-03 00:38:21 +0000106{
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200107 volatile immap_t *im = (immap_t *) CONFIG_SYS_IMMR;
wdenkc83bf6a2004-01-06 22:38:14 +0000108 volatile memctl8xx_t *memctl = &im->im_memctl;
wdenkfe8c2802002-11-03 00:38:21 +0000109
wdenkc83bf6a2004-01-06 22:38:14 +0000110 printf ("\n0 - FLASH: B=%08x O=%08x", memctl->memc_br0,
111 memctl->memc_or0);
112 printf ("\n1 - SDRAM: B=%08x O=%08x", memctl->memc_br1,
113 memctl->memc_or1);
114 printf ("\n2 - SDRAM: B=%08x O=%08x", memctl->memc_br2,
115 memctl->memc_or2);
wdenkfe8c2802002-11-03 00:38:21 +0000116}
117#endif
118
119/* ------------------------------------------------------------------------- */
120
Becky Bruce9973e3c2008-06-09 16:03:40 -0500121phys_size_t initdram (int board_type)
wdenkfe8c2802002-11-03 00:38:21 +0000122{
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200123 volatile immap_t *im = (immap_t *) CONFIG_SYS_IMMR;
wdenkc83bf6a2004-01-06 22:38:14 +0000124 volatile memctl8xx_t *memctl = &im->im_memctl;
125 long int size_b0, size_b1, size8;
wdenkfe8c2802002-11-03 00:38:21 +0000126
wdenkc83bf6a2004-01-06 22:38:14 +0000127 /* Enable SDRAM */
wdenkfe8c2802002-11-03 00:38:21 +0000128
wdenkc83bf6a2004-01-06 22:38:14 +0000129 /* Configuring PA7 for general purpouse output pin */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200130 im->im_ioport.iop_papar &= ~CONFIG_SYS_PA7; /* 0 = general purpouse */
131 im->im_ioport.iop_padir |= CONFIG_SYS_PA7; /* 1 = output */
wdenkfe8c2802002-11-03 00:38:21 +0000132
wdenkc83bf6a2004-01-06 22:38:14 +0000133 /* Enable SDRAM - PA7 = 1 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200134 im->im_ioport.iop_padat |= CONFIG_SYS_PA7; /* value of PA7 */
wdenkfe8c2802002-11-03 00:38:21 +0000135
wdenkc83bf6a2004-01-06 22:38:14 +0000136 /*
137 * Preliminary prescaler for refresh (depends on number of
138 * banks): This value is selected for four cycles every 62.4 us
139 * with two SDRAM banks or four cycles every 31.2 us with one
140 * bank. It will be adjusted after memory sizing.
141 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200142 memctl->memc_mptpr = CONFIG_SYS_MPTPR_2BK_4K;
wdenkfe8c2802002-11-03 00:38:21 +0000143
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200144 memctl->memc_mbmr = CONFIG_SYS_MBMR_8COL;
wdenkfe8c2802002-11-03 00:38:21 +0000145
wdenkc83bf6a2004-01-06 22:38:14 +0000146 upmconfig (UPMB, (uint *) sdram_table,
147 sizeof (sdram_table) / sizeof (uint));
wdenkfe8c2802002-11-03 00:38:21 +0000148
wdenkc83bf6a2004-01-06 22:38:14 +0000149 /*
150 * Map controller banks 1 and 2 to the SDRAM banks 1 and 2 at
151 * preliminary addresses - these have to be modified after the
152 * SDRAM size has been determined.
153 */
wdenkfe8c2802002-11-03 00:38:21 +0000154
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200155 memctl->memc_or1 = 0xF0000000 | CONFIG_SYS_OR_TIMING_SDRAM;
wdenkc83bf6a2004-01-06 22:38:14 +0000156 memctl->memc_br1 =
157 ((SDRAM_BASE1_PRELIM & BR_BA_MSK) | BR_MS_UPMB | BR_V);
wdenkfe8c2802002-11-03 00:38:21 +0000158
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200159 memctl->memc_or2 = 0xF0000000 | CONFIG_SYS_OR_TIMING_SDRAM;
wdenkc83bf6a2004-01-06 22:38:14 +0000160 memctl->memc_br2 =
161 ((SDRAM_BASE2_PRELIM & BR_BA_MSK) | BR_MS_UPMB | BR_V);
wdenkfe8c2802002-11-03 00:38:21 +0000162
wdenkc83bf6a2004-01-06 22:38:14 +0000163 /* perform SDRAM initialization sequence */
164 memctl->memc_mar = 0x00000088;
wdenkfe8c2802002-11-03 00:38:21 +0000165
wdenkc83bf6a2004-01-06 22:38:14 +0000166 memctl->memc_mcr = 0x80802105; /* SDRAM bank 0 */
wdenkfe8c2802002-11-03 00:38:21 +0000167
wdenkc83bf6a2004-01-06 22:38:14 +0000168 memctl->memc_mcr = 0x80804105; /* SDRAM bank 1 */
wdenkfe8c2802002-11-03 00:38:21 +0000169
wdenkc83bf6a2004-01-06 22:38:14 +0000170 /* Execute refresh 8 times */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200171 memctl->memc_mbmr = (CONFIG_SYS_MBMR_8COL & ~MBMR_TLFB_MSK) | MBMR_TLFB_8X;
wdenkfe8c2802002-11-03 00:38:21 +0000172
wdenkc83bf6a2004-01-06 22:38:14 +0000173 memctl->memc_mcr = 0x80802130; /* SDRAM bank 0 - execute twice */
wdenkfe8c2802002-11-03 00:38:21 +0000174
wdenkc83bf6a2004-01-06 22:38:14 +0000175 memctl->memc_mcr = 0x80804130; /* SDRAM bank 1 - execute twice */
wdenkfe8c2802002-11-03 00:38:21 +0000176
wdenkc83bf6a2004-01-06 22:38:14 +0000177 /* Execute refresh 4 times */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200178 memctl->memc_mbmr = CONFIG_SYS_MBMR_8COL;
wdenkfe8c2802002-11-03 00:38:21 +0000179
wdenkc83bf6a2004-01-06 22:38:14 +0000180 /*
181 * Check Bank 0 Memory Size for re-configuration
182 *
183 * try 8 column mode
184 */
wdenkfe8c2802002-11-03 00:38:21 +0000185
186#if 0
wdenkc83bf6a2004-01-06 22:38:14 +0000187 PrintState ();
wdenkfe8c2802002-11-03 00:38:21 +0000188#endif
189/* printf ("\nChecking bank1..."); */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200190 size8 = dram_size (CONFIG_SYS_MBMR_8COL, (long *) SDRAM_BASE1_PRELIM,
wdenkc83bf6a2004-01-06 22:38:14 +0000191 SDRAM_MAX_SIZE);
wdenkfe8c2802002-11-03 00:38:21 +0000192
wdenkc83bf6a2004-01-06 22:38:14 +0000193 size_b0 = size8;
wdenkfe8c2802002-11-03 00:38:21 +0000194
195/* printf ("\nChecking bank2..."); */
wdenkc83bf6a2004-01-06 22:38:14 +0000196 size_b1 =
Wolfgang Denk77ddac92005-10-13 16:45:02 +0200197 dram_size (memctl->memc_mbmr, (long *) SDRAM_BASE2_PRELIM,
wdenkc83bf6a2004-01-06 22:38:14 +0000198 SDRAM_MAX_SIZE);
wdenkfe8c2802002-11-03 00:38:21 +0000199
wdenk8bde7f72003-06-27 21:31:46 +0000200 /*
wdenkc83bf6a2004-01-06 22:38:14 +0000201 * Final mapping: map bigger bank first
wdenk8bde7f72003-06-27 21:31:46 +0000202 */
wdenkfe8c2802002-11-03 00:38:21 +0000203
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200204 memctl->memc_or1 = ((-size_b0) & 0xFFFF0000) | CONFIG_SYS_OR_TIMING_SDRAM;
205 memctl->memc_br1 = (CONFIG_SYS_SDRAM_BASE & BR_BA_MSK) | BR_MS_UPMB | BR_V;
wdenkc83bf6a2004-01-06 22:38:14 +0000206
207 if (size_b1 > 0) {
208 /*
209 * Position Bank 1 immediately above Bank 0
210 */
211 memctl->memc_or2 =
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200212 ((-size_b1) & 0xFFFF0000) | CONFIG_SYS_OR_TIMING_SDRAM;
wdenkc83bf6a2004-01-06 22:38:14 +0000213 memctl->memc_br2 =
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200214 ((CONFIG_SYS_SDRAM_BASE & BR_BA_MSK) | BR_MS_UPMB | BR_V) +
wdenkc83bf6a2004-01-06 22:38:14 +0000215 (size_b0 & BR_BA_MSK);
216 } else {
217 /*
218 * No bank 1
219 *
220 * invalidate bank
221 */
222 memctl->memc_br2 = 0;
223 /* adjust refresh rate depending on SDRAM type, one bank */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200224 memctl->memc_mptpr = CONFIG_SYS_MPTPR_1BK_4K;
wdenkc83bf6a2004-01-06 22:38:14 +0000225 }
226
227 /* If no memory detected, disable SDRAM */
228 if ((size_b0 + size_b1) == 0) {
229 printf ("disabling SDRAM!\n");
230 /* Disable SDRAM - PA7 = 1 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200231 im->im_ioport.iop_padat &= ~CONFIG_SYS_PA7; /* value of PA7 */
wdenkc83bf6a2004-01-06 22:38:14 +0000232 }
wdenkfe8c2802002-11-03 00:38:21 +0000233/* else */
234/* printf("done! (%08lx)\n", size_b0 + size_b1); */
235
236#if 0
wdenkc83bf6a2004-01-06 22:38:14 +0000237 PrintState ();
wdenkfe8c2802002-11-03 00:38:21 +0000238#endif
wdenkc83bf6a2004-01-06 22:38:14 +0000239 return (size_b0 + size_b1);
wdenkfe8c2802002-11-03 00:38:21 +0000240}
241
242/* ------------------------------------------------------------------------- */
243
244/*
245 * Check memory range for valid RAM. A simple memory test determines
246 * the actually available RAM size between addresses `base' and
247 * `base + maxsize'. Some (not all) hardware errors are detected:
248 * - short between address lines
249 * - short between data lines
250 */
251
wdenkc83bf6a2004-01-06 22:38:14 +0000252static long int dram_size (long int mbmr_value, long int *base,
253 long int maxsize)
wdenkfe8c2802002-11-03 00:38:21 +0000254{
wdenkc83bf6a2004-01-06 22:38:14 +0000255 long size;
wdenkfe8c2802002-11-03 00:38:21 +0000256
wdenkc83bf6a2004-01-06 22:38:14 +0000257 /*memctl->memc_mbmr = mbmr_value; */
wdenkfe8c2802002-11-03 00:38:21 +0000258
wdenkc83bf6a2004-01-06 22:38:14 +0000259 size = get_ram_size (base, maxsize);
wdenkfe8c2802002-11-03 00:38:21 +0000260
wdenkc83bf6a2004-01-06 22:38:14 +0000261 if (size) {
262/* printf("(%08lx)", size); */
263 } else {
264 printf ("(0)");
wdenkfe8c2802002-11-03 00:38:21 +0000265 }
wdenkc83bf6a2004-01-06 22:38:14 +0000266
267 return (size);
wdenkfe8c2802002-11-03 00:38:21 +0000268}
269
Jon Loeligerc508a4c2007-07-09 18:31:28 -0500270#if defined(CONFIG_CMD_PCMCIA)
wdenkfe8c2802002-11-03 00:38:21 +0000271
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200272#ifdef CONFIG_SYS_PCMCIA_MEM_ADDR
273volatile unsigned char *pcmcia_mem = (unsigned char *) CONFIG_SYS_PCMCIA_MEM_ADDR;
wdenkfe8c2802002-11-03 00:38:21 +0000274#endif
275
wdenkc83bf6a2004-01-06 22:38:14 +0000276int pcmcia_init (void)
wdenkfe8c2802002-11-03 00:38:21 +0000277{
wdenkc83bf6a2004-01-06 22:38:14 +0000278 volatile pcmconf8xx_t *pcmp;
wdenkfe8c2802002-11-03 00:38:21 +0000279 uint v, slota, slotb;
280
281 /*
wdenkc83bf6a2004-01-06 22:38:14 +0000282 ** Enable the PCMCIA for a Flash card.
283 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200284 pcmp = (pcmconf8xx_t *) (&(((immap_t *) CONFIG_SYS_IMMR)->im_pcmcia));
wdenkfe8c2802002-11-03 00:38:21 +0000285
286#if 0
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200287 pcmp->pcmc_pbr0 = CONFIG_SYS_PCMCIA_MEM_ADDR;
wdenkfe8c2802002-11-03 00:38:21 +0000288 pcmp->pcmc_por0 = 0xc00ff05d;
289#endif
290
291 /* Set all slots to zero by default. */
292 pcmp->pcmc_pgcra = 0;
293 pcmp->pcmc_pgcrb = 0;
294#ifdef PCMCIA_SLOT_A
295 pcmp->pcmc_pgcra = 0x40;
296#endif
297#ifdef PCMCIA_SLOT_B
298 pcmp->pcmc_pgcrb = 0x40;
299#endif
300
301 /* Check if any PCMCIA card is luged in. */
wdenkc83bf6a2004-01-06 22:38:14 +0000302 slota = (pcmp->pcmc_pipr & 0x18000000) == 0;
303 slotb = (pcmp->pcmc_pipr & 0x00001800) == 0;
wdenkfe8c2802002-11-03 00:38:21 +0000304
wdenkc83bf6a2004-01-06 22:38:14 +0000305 if (!(slota || slotb)) {
306 printf ("No card present\n");
wdenkfe8c2802002-11-03 00:38:21 +0000307#ifdef PCMCIA_SLOT_A
308 pcmp->pcmc_pgcra = 0;
309#endif
310#ifdef PCMCIA_SLOT_B
311 pcmp->pcmc_pgcrb = 0;
312#endif
313 return -1;
wdenkc83bf6a2004-01-06 22:38:14 +0000314 } else
315 printf ("Unknown card (");
wdenkfe8c2802002-11-03 00:38:21 +0000316
317 v = 0;
318
wdenkc83bf6a2004-01-06 22:38:14 +0000319 switch ((pcmp->pcmc_pipr >> 14) & 3) {
320 case 0x00:
321 printf ("5V");
322 v = 5;
323 break;
324 case 0x01:
325 printf ("5V and 3V");
326 v = 3;
327 break;
328 case 0x03:
329 printf ("5V, 3V and x.xV");
330 v = 3;
331 break;
wdenkfe8c2802002-11-03 00:38:21 +0000332 }
333
wdenkc83bf6a2004-01-06 22:38:14 +0000334 switch (v) {
wdenkfe8c2802002-11-03 00:38:21 +0000335 case 3:
wdenkc83bf6a2004-01-06 22:38:14 +0000336 printf ("; using 3V");
337 /* Enable 3 volt Vcc. */
wdenkfe8c2802002-11-03 00:38:21 +0000338
wdenkc83bf6a2004-01-06 22:38:14 +0000339 break;
wdenkfe8c2802002-11-03 00:38:21 +0000340
341 default:
wdenkc83bf6a2004-01-06 22:38:14 +0000342 printf ("; unknown voltage");
wdenkfe8c2802002-11-03 00:38:21 +0000343 return -1;
344 }
wdenkc83bf6a2004-01-06 22:38:14 +0000345 printf (")\n");
wdenkfe8c2802002-11-03 00:38:21 +0000346 /* disable pcmcia reset after a while */
347
wdenkc83bf6a2004-01-06 22:38:14 +0000348 udelay (20);
wdenkfe8c2802002-11-03 00:38:21 +0000349
350 pcmp->pcmc_pgcrb = 0;
351
352 /* If you using a real hd you should give a short
wdenkc83bf6a2004-01-06 22:38:14 +0000353 * spin-up time. */
wdenkfe8c2802002-11-03 00:38:21 +0000354#ifdef CONFIG_DISK_SPINUP_TIME
wdenkc83bf6a2004-01-06 22:38:14 +0000355 udelay (CONFIG_DISK_SPINUP_TIME);
wdenkfe8c2802002-11-03 00:38:21 +0000356#endif
357
358 return 0;
359}
Jon Loeliger77a31852007-07-10 10:39:10 -0500360#endif