Gitiles
Code Review Sign In
gerrit.devboardsforandroid.linaro.org / platform / external / u-boot / 6d0f6bcf337c5261c08fabe12982178c2c489d76 / . / cpu / mcf52x2 / start.S
blob: da45bcbbf7052d66a48e1dc74132355466fea17c [file] [log] [blame]
wdenkbf9e3b32004-02-12 00:47:09 +0000[diff] [blame]1/*
2 * Copyright (C) 2003 Josef Baumgartner <josef.baumgartner@telex.de>
3 * Based on code from Bernhard Kuhn <bkuhn@metrowerks.com>
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24#include <config.h>
25#include "version.h"
26
27#ifndef CONFIG_IDENT_STRING
28#define CONFIG_IDENT_STRING ""
29#endif
30
31
32#define _START _start
33#define _FAULT _fault
34
35
36#define SAVE_ALL \
37 move.w #0x2700,%sr; /* disable intrs */ \
38 subl #60,%sp; /* space for 15 regs */ \
39 moveml %d0-%d7/%a0-%a6,%sp@; \
40
41#define RESTORE_ALL \
42 moveml %sp@,%d0-%d7/%a0-%a6; \
43 addl #60,%sp; /* space for 15 regs */ \
44 rte
45
46/* If we come from a pre-loader we don't need an initial exception
47 * table.
48 */
49#if !defined(CONFIG_MONITOR_IS_IN_RAM)
50
51.text
52/*
53 * Vector table. This is used for initial platform startup.
54 * These vectors are to catch any un-intended traps.
55 */
56_vectors:
57
Wolfgang Denk4176c792006-06-10 19:27:47 +0200[diff] [blame]58.long 0x00000000 /* Flash offset is 0 until we setup CS0 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200[diff] [blame^]59#if defined(CONFIG_M5282) && (TEXT_BASE == CONFIG_SYS_INT_FLASH_BASE)
Heiko Schocher9acb6262006-04-20 08:42:42 +0200[diff] [blame]60.long _start - TEXT_BASE
Zachary P. Landaueacbd312006-01-26 17:35:56 -0500[diff] [blame]61#else
Wolfgang Denk4176c792006-06-10 19:27:47 +0200[diff] [blame]62.long _START
Zachary P. Landaueacbd312006-01-26 17:35:56 -0500[diff] [blame]63#endif
Wolfgang Denk4176c792006-06-10 19:27:47 +0200[diff] [blame]64
wdenkbf9e3b32004-02-12 00:47:09 +0000[diff] [blame]65.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
66.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
67.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
68.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
69.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
70.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
71.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
72.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
73
74.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
75.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
76.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
77.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
78.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
79.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
80.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
81.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
82
83.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
84.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
85.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
86.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
87.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
88.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
89.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
90.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
91
92.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
93.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
94.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
95.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
96.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
97.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
98.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
99.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
100
101#endif
102
103 .text
104
Heiko Schocher9acb6262006-04-20 08:42:42 +0200[diff] [blame]105
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200[diff] [blame^]106#if defined(CONFIG_SYS_INT_FLASH_BASE) && \
Heiko Schocher9acb6262006-04-20 08:42:42 +0200[diff] [blame]107 (defined(CONFIG_M5282) || defined(CONFIG_M5281))
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200[diff] [blame^]108 #if (TEXT_BASE == CONFIG_SYS_INT_FLASH_BASE)
Heiko Schocher9acb6262006-04-20 08:42:42 +0200[diff] [blame]109 .long 0x55AA55AA,0xAA55AA55 /* CFM Backdoorkey */
110 .long 0xFFFFFFFF /* all sectors protected */
111 .long 0x00000000 /* supervisor/User restriction */
112 .long 0x00000000 /* programm/data space restriction */
113 .long 0x00000000 /* Flash security */
114 #endif
115#endif
wdenkbf9e3b32004-02-12 00:47:09 +0000[diff] [blame]116 .globl _start
117_start:
118 nop
119 nop
120 move.w #0x2700,%sr
121
TsiChungLiewa1436a82007-08-16 13:20:50 -0500[diff] [blame]122#if defined(CONFIG_M5272) || defined(CONFIG_M5249) || defined(CONFIG_M5253)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200[diff] [blame^]123 move.l #(CONFIG_SYS_MBAR + 1), %d0 /* set MBAR address + valid flag */
wdenkbf9e3b32004-02-12 00:47:09 +0000[diff] [blame]124 move.c %d0, %MBAR
125
stroese8c725b92004-12-16 18:09:49 +0000[diff] [blame]126 /*** The 5249 has MBAR2 as well ***/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200[diff] [blame^]127#ifdef CONFIG_SYS_MBAR2
128 move.l #(CONFIG_SYS_MBAR2 + 1), %d0 /* Get MBAR2 address */
stroese8c725b92004-12-16 18:09:49 +0000[diff] [blame]129 movec %d0, #0xc0e /* Set MBAR2 */
130#endif
131
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200[diff] [blame^]132 move.l #(CONFIG_SYS_INIT_RAM_ADDR + 1), %d0
wdenkbf9e3b32004-02-12 00:47:09 +0000[diff] [blame]133 movec %d0, %RAMBAR0
TsiChungLiewa1436a82007-08-16 13:20:50 -0500[diff] [blame]134#endif /* CONFIG_M5272 || CONFIG_M5249 || CONFIG_M5253 */
wdenkbf9e3b32004-02-12 00:47:09 +0000[diff] [blame]135
Wolfgang Denk4176c792006-06-10 19:27:47 +0200[diff] [blame]136#if defined(CONFIG_M5282) || defined(CONFIG_M5271)
wdenkbf9e3b32004-02-12 00:47:09 +0000[diff] [blame]137 /* Initialize IPSBAR */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200[diff] [blame^]138 move.l #(CONFIG_SYS_MBAR + 1), %d0 /* set IPSBAR address + valid flag */
wdenkbf9e3b32004-02-12 00:47:09 +0000[diff] [blame]139 move.l %d0, 0x40000000
140
wdenkbf9e3b32004-02-12 00:47:09 +0000[diff] [blame]141 /* Initialize RAMBAR1: locate SRAM and validate it */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200[diff] [blame^]142 move.l #(CONFIG_SYS_INIT_RAM_ADDR + 0x21), %d0
wdenkbf9e3b32004-02-12 00:47:09 +0000[diff] [blame]143 movec %d0, %RAMBAR1
Heiko Schocher9acb6262006-04-20 08:42:42 +0200[diff] [blame]144
Bartlomiej Siekadaa6e412006-12-20 00:27:32 +0100[diff] [blame]145#if defined(CONFIG_M5282)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200[diff] [blame^]146#if (TEXT_BASE == CONFIG_SYS_INT_FLASH_BASE)
Heiko Schocher9acb6262006-04-20 08:42:42 +0200[diff] [blame]147 /* Setup code in SRAM to initialize FLASHBAR, if start from internal Flash */
148
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200[diff] [blame^]149 move.l #(_flashbar_setup-CONFIG_SYS_INT_FLASH_BASE), %a0
150 move.l #(_flashbar_setup_end-CONFIG_SYS_INT_FLASH_BASE), %a1
151 move.l #(CONFIG_SYS_INIT_RAM_ADDR), %a2
Heiko Schocher9acb6262006-04-20 08:42:42 +0200[diff] [blame]152_copy_flash:
153 move.l (%a0)+, (%a2)+
154 cmp.l %a0, %a1
155 bgt.s _copy_flash
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200[diff] [blame^]156 jmp CONFIG_SYS_INIT_RAM_ADDR
Heiko Schocher9acb6262006-04-20 08:42:42 +0200[diff] [blame]157
158_flashbar_setup:
159 /* Initialize FLASHBAR: locate internal Flash and validate it */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200[diff] [blame^]160 move.l #(CONFIG_SYS_INT_FLASH_BASE + CONFIG_SYS_INT_FLASH_ENABLE), %d0
TsiChung Liew43d60642008-03-13 14:26:32 -0500[diff] [blame]161 movec %d0, %FLASHBAR
Heiko Schocher9acb6262006-04-20 08:42:42 +0200[diff] [blame]162 jmp _after_flashbar_copy.L /* Force jump to absolute address */
163_flashbar_setup_end:
164 nop
165_after_flashbar_copy:
166#else
167 /* Setup code to initialize FLASHBAR, if start from external Memory */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200[diff] [blame^]168 move.l #(CONFIG_SYS_INT_FLASH_BASE + CONFIG_SYS_INT_FLASH_ENABLE), %d0
TsiChung Liew4cb4e652008-08-11 15:54:25 +0000[diff] [blame]169 movec %d0, %FLASHBAR
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200[diff] [blame^]170#endif /* (TEXT_BASE == CONFIG_SYS_INT_FLASH_BASE) */
Heiko Schocher9acb6262006-04-20 08:42:42 +0200[diff] [blame]171
172#endif
Wolfgang Denk6741ae92006-09-04 01:03:57 +0200[diff] [blame]173#endif
Heiko Schocher9acb6262006-04-20 08:42:42 +0200[diff] [blame]174 /* if we come from a pre-loader we have no exception table and
175 * therefore no VBR to set
176 */
177#if !defined(CONFIG_MONITOR_IS_IN_RAM)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200[diff] [blame^]178#if defined(CONFIG_M5282) && (TEXT_BASE == CONFIG_SYS_INT_FLASH_BASE)
179 move.l #CONFIG_SYS_INT_FLASH_BASE, %d0
TsiChungLiew2acefa72007-10-25 17:09:17 -0500[diff] [blame]180#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200[diff] [blame^]181 move.l #CONFIG_SYS_FLASH_BASE, %d0
TsiChungLiew2acefa72007-10-25 17:09:17 -0500[diff] [blame]182#endif
Heiko Schocher9acb6262006-04-20 08:42:42 +0200[diff] [blame]183 movec %d0, %VBR
Marian Balakowicz6f5155a2006-05-09 11:51:51 +0200[diff] [blame]184#endif
185
Matthew Fettkef71d9d92008-02-04 15:38:20 -0600[diff] [blame]186#ifdef CONFIG_M5275
187 /* Initialize IPSBAR */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200[diff] [blame^]188 move.l #(CONFIG_SYS_MBAR + 1), %d0 /* set IPSBAR address + valid flag */
Matthew Fettkef71d9d92008-02-04 15:38:20 -0600[diff] [blame]189 move.l %d0, 0x40000000
190/* movec %d0, %MBAR */
191
192 /* Initialize RAMBAR: locate SRAM and validate it */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200[diff] [blame^]193 move.l #(CONFIG_SYS_INIT_RAM_ADDR + 0x21), %d0
Matthew Fettkef71d9d92008-02-04 15:38:20 -0600[diff] [blame]194 movec %d0, %RAMBAR1
195#endif
196
Zachary P. Landaueacbd312006-01-26 17:35:56 -0500[diff] [blame]197#if 0
wdenkbf9e3b32004-02-12 00:47:09 +0000[diff] [blame]198 /* invalidate and disable cache */
199 move.l #0x01000000, %d0 /* Invalidate cache cmd */
200 movec %d0, %CACR /* Invalidate cache */
201 move.l #0, %d0
202 movec %d0, %ACR0
203 movec %d0, %ACR1
Zachary P. Landaueacbd312006-01-26 17:35:56 -0500[diff] [blame]204#endif
wdenkbf9e3b32004-02-12 00:47:09 +0000[diff] [blame]205
206 /* set stackpointer to end of internal ram to get some stackspace for the first c-code */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200[diff] [blame^]207 move.l #(CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET), %sp
wdenkbf9e3b32004-02-12 00:47:09 +0000[diff] [blame]208 clr.l %sp@-
209
210 move.l #__got_start, %a5 /* put relocation table address to a5 */
211
212 bsr cpu_init_f /* run low-level CPU init code (from flash) */
213 bsr board_init_f /* run low-level board init code (from flash) */
214
Marian Balakowicz6f5155a2006-05-09 11:51:51 +0200[diff] [blame]215 /* board_init_f() does not return */
wdenkbf9e3b32004-02-12 00:47:09 +0000[diff] [blame]216
217/*------------------------------------------------------------------------------*/
218
219/*
220 * void relocate_code (addr_sp, gd, addr_moni)
221 *
222 * This "function" does not return, instead it continues in RAM
223 * after relocating the monitor code.
224 *
225 * r3 = dest
226 * r4 = src
227 * r5 = length in bytes
228 * r6 = cachelinesize
229 */
230 .globl relocate_code
231relocate_code:
232 link.w %a6,#0
233 move.l 8(%a6), %sp /* set new stack pointer */
234
235 move.l 12(%a6), %d0 /* Save copy of Global Data pointer */
236 move.l 16(%a6), %a0 /* Save copy of Destination Address */
237
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200[diff] [blame^]238 move.l #CONFIG_SYS_MONITOR_BASE, %a1
wdenkbf9e3b32004-02-12 00:47:09 +0000[diff] [blame]239 move.l #__init_end, %a2
240 move.l %a0, %a3
wdenkbf9e3b32004-02-12 00:47:09 +0000[diff] [blame]241 /* copy the code to RAM */
2421:
243 move.l (%a1)+, (%a3)+
244 cmp.l %a1,%a2
245 bgt.s 1b
246
247/*
248 * We are done. Do not return, instead branch to second part of board
249 * initialization, now running from RAM.
250 */
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200[diff] [blame]251 move.l %a0, %a1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200[diff] [blame^]252 add.l #(in_ram - CONFIG_SYS_MONITOR_BASE), %a1
wdenkbf9e3b32004-02-12 00:47:09 +0000[diff] [blame]253 jmp (%a1)
254
255in_ram:
256
257clear_bss:
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200[diff] [blame]258 /*
wdenkbf9e3b32004-02-12 00:47:09 +0000[diff] [blame]259 * Now clear BSS segment
260 */
261 move.l %a0, %a1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200[diff] [blame^]262 add.l #(_sbss - CONFIG_SYS_MONITOR_BASE),%a1
wdenkbf9e3b32004-02-12 00:47:09 +0000[diff] [blame]263 move.l %a0, %d1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200[diff] [blame^]264 add.l #(_ebss - CONFIG_SYS_MONITOR_BASE),%d1
wdenkbf9e3b32004-02-12 00:47:09 +0000[diff] [blame]2656:
266 clr.l (%a1)+
267 cmp.l %a1,%d1
268 bgt.s 6b
269
270 /*
271 * fix got table in RAM
272 */
273 move.l %a0, %a1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200[diff] [blame^]274 add.l #(__got_start - CONFIG_SYS_MONITOR_BASE),%a1
wdenkbf9e3b32004-02-12 00:47:09 +0000[diff] [blame]275 move.l %a1,%a5 /* * fix got pointer register a5 */
276
277 move.l %a0, %a2
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200[diff] [blame^]278 add.l #(__got_end - CONFIG_SYS_MONITOR_BASE),%a2
wdenkbf9e3b32004-02-12 00:47:09 +0000[diff] [blame]279
2807:
281 move.l (%a1),%d1
282 sub.l #_start,%d1
283 add.l %a0,%d1
284 move.l %d1,(%a1)+
285 cmp.l %a2, %a1
286 bne 7b
287
Heiko Schocher9acb6262006-04-20 08:42:42 +0200[diff] [blame]288#if defined(CONFIG_M5281) || defined(CONFIG_M5282)
289 /* patch the 3 accesspoints to 3 ichache_state */
290 /* quick and dirty */
291
292 move.l %a0,%d1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200[diff] [blame^]293 add.l #(icache_state - CONFIG_SYS_MONITOR_BASE),%d1
Heiko Schocher9acb6262006-04-20 08:42:42 +0200[diff] [blame]294 move.l %a0,%a1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200[diff] [blame^]295 add.l #(icache_state_access_1+2 - CONFIG_SYS_MONITOR_BASE),%a1
Heiko Schocher9acb6262006-04-20 08:42:42 +0200[diff] [blame]296 move.l %d1,(%a1)
297 move.l %a0,%a1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200[diff] [blame^]298 add.l #(icache_state_access_2+2 - CONFIG_SYS_MONITOR_BASE),%a1
Heiko Schocher9acb6262006-04-20 08:42:42 +0200[diff] [blame]299 move.l %d1,(%a1)
300 move.l %a0,%a1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200[diff] [blame^]301 add.l #(icache_state_access_3+2 - CONFIG_SYS_MONITOR_BASE),%a1
Heiko Schocher9acb6262006-04-20 08:42:42 +0200[diff] [blame]302 move.l %d1,(%a1)
303#endif
304
wdenkbf9e3b32004-02-12 00:47:09 +0000[diff] [blame]305 /* calculate relative jump to board_init_r in ram */
306 move.l %a0, %a1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200[diff] [blame^]307 add.l #(board_init_r - CONFIG_SYS_MONITOR_BASE), %a1
wdenkbf9e3b32004-02-12 00:47:09 +0000[diff] [blame]308
309 /* set parameters for board_init_r */
310 move.l %a0,-(%sp) /* dest_addr */
311 move.l %d0,-(%sp) /* gd */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200[diff] [blame^]312#if defined(DEBUG) && (TEXT_BASE != CONFIG_SYS_INT_FLASH_BASE) && \
313 defined(CONFIG_SYS_HALT_BEFOR_RAM_JUMP)
TsiChungLiew83ec20b2007-08-15 19:21:21 -0500[diff] [blame]314 halt
315#endif
wdenkbf9e3b32004-02-12 00:47:09 +0000[diff] [blame]316 jsr (%a1)
317
318/*------------------------------------------------------------------------------*/
319/* exception code */
320 .globl _fault
321_fault:
322 jmp _fault
323
324 .globl _exc_handler
325_exc_handler:
326 SAVE_ALL
327 movel %sp,%sp@-
328 bsr exc_handler
329 addql #4,%sp
330 RESTORE_ALL
331
332 .globl _int_handler
333_int_handler:
334 SAVE_ALL
335 movel %sp,%sp@-
336 bsr int_handler
337 addql #4,%sp
338 RESTORE_ALL
339
340/*------------------------------------------------------------------------------*/
341/* cache functions */
TsiChungLiew83ec20b2007-08-15 19:21:21 -0500[diff] [blame]342#ifdef CONFIG_M5271
343 .globl icache_enable
344icache_enable:
345 move.l #0x01000000, %d0 /* Invalidate cache cmd */
346 movec %d0, %CACR /* Invalidate cache */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200[diff] [blame^]347 move.l #(CONFIG_SYS_SDRAM_BASE + 0xc000), %d0 /* Setup cache mask */
TsiChungLiew83ec20b2007-08-15 19:21:21 -0500[diff] [blame]348 movec %d0, %ACR0 /* Enable cache */
349
350 move.l #0x80000200, %d0 /* Setup cache mask */
351 movec %d0, %CACR /* Enable cache */
352 nop
353
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200[diff] [blame^]354 move.l #(CONFIG_SYS_INIT_RAM_ADDR+CONFIG_SYS_INIT_RAM_END-8), %a1
TsiChungLiew83ec20b2007-08-15 19:21:21 -0500[diff] [blame]355 moveq #1, %d0
356 move.l %d0, (%a1)
357 rts
358#endif
359
wdenkbf9e3b32004-02-12 00:47:09 +0000[diff] [blame]360#ifdef CONFIG_M5272
361 .globl icache_enable
362icache_enable:
363 move.l #0x01000000, %d0 /* Invalidate cache cmd */
364 movec %d0, %CACR /* Invalidate cache */
365 move.l #0x0000c000, %d0 /* Setup cache mask */
366 movec %d0, %ACR0 /* Enable cache */
367 move.l #0xff00c000, %d0 /* Setup cache mask */
368 movec %d0, %ACR1 /* Enable cache */
369 move.l #0x80000100, %d0 /* Setup cache mask */
370 movec %d0, %CACR /* Enable cache */
371 moveq #1, %d0
372 move.l %d0, icache_state
373 rts
374#endif
375
Matthew Fettkef71d9d92008-02-04 15:38:20 -0600[diff] [blame]376#if defined(CONFIG_M5275)
377/*
378 * Instruction cache only
379 */
380 .globl icache_enable
381icache_enable:
382 move.l #0x01400000, %d0 /* Invalidate cache cmd */
383 movec %d0, %CACR /* Invalidate cache */
384 move.l #0x0000c000, %d0 /* Setup SDRAM caching */
385 movec %d0, %ACR0 /* Enable cache */
386 move.l #0x00000000, %d0 /* No other caching */
387 movec %d0, %ACR1 /* Enable cache */
388 move.l #0x80400100, %d0 /* Setup cache mask */
389 movec %d0, %CACR /* Enable cache */
390 moveq #1, %d0
391 move.l %d0, icache_state
392 rts
393#endif
394
wdenkbf9e3b32004-02-12 00:47:09 +0000[diff] [blame]395#ifdef CONFIG_M5282
396 .globl icache_enable
397icache_enable:
398 move.l #0x01000000, %d0 /* Invalidate cache cmd */
399 movec %d0, %CACR /* Invalidate cache */
400 move.l #0x0000c000, %d0 /* Setup cache mask */
401 movec %d0, %ACR0 /* Enable cache */
402 move.l #0xff00c000, %d0 /* Setup cache mask */
403 movec %d0, %ACR1 /* Enable cache */
404 move.l #0x80400100, %d0 /* Setup cache mask, data cache disabel*/
405 movec %d0, %CACR /* Enable cache */
406 moveq #1, %d0
Heiko Schocher9acb6262006-04-20 08:42:42 +0200[diff] [blame]407icache_state_access_1:
wdenkbf9e3b32004-02-12 00:47:09 +0000[diff] [blame]408 move.l %d0, icache_state
409 rts
410#endif
411
TsiChungLiewa1436a82007-08-16 13:20:50 -0500[diff] [blame]412#if defined(CONFIG_M5249) || defined(CONFIG_M5253)
stroese8c725b92004-12-16 18:09:49 +0000[diff] [blame]413 .globl icache_enable
414icache_enable:
415 /*
416 * Note: The 5249 Documentation doesn't give a bit position for CINV!
417 * From the 5272 and the 5307 documentation, I have deduced that it is
418 * probably CACR[24]. Should someone say something to Motorola?
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200[diff] [blame]419 * ~Jeremy
stroese8c725b92004-12-16 18:09:49 +0000[diff] [blame]420 */
421 move.l #0x01000000, %d0 /* Invalidate whole cache */
422 move.c %d0,%CACR
423 move.l #0xff00c000, %d0 /* Set FLASH cachable: always match (SM=0b10) */
424 move.c %d0, %ACR0
425 move.l #0x0000c000, %d0 /* Set SDRAM cachable: always match (SM=0b10) */
426 move.c %d0, %ACR1
427 move.l #0x90000200, %d0 /* Set cache enable cmd */
428 move.c %d0,%CACR
429 moveq #1, %d0
430 move.l %d0, icache_state
431 rts
432#endif
433
wdenkbf9e3b32004-02-12 00:47:09 +0000[diff] [blame]434 .globl icache_disable
435icache_disable:
436 move.l #0x00000100, %d0 /* Setup cache mask */
437 movec %d0, %CACR /* Enable cache */
438 clr.l %d0 /* Setup cache mask */
439 movec %d0, %ACR0 /* Enable cache */
440 movec %d0, %ACR1 /* Enable cache */
441 moveq #0, %d0
Heiko Schocher9acb6262006-04-20 08:42:42 +0200[diff] [blame]442icache_state_access_2:
wdenkbf9e3b32004-02-12 00:47:09 +0000[diff] [blame]443 move.l %d0, icache_state
444 rts
445
446 .globl icache_status
447icache_status:
Heiko Schocher9acb6262006-04-20 08:42:42 +0200[diff] [blame]448icache_state_access_3:
TsiChungLiew83ec20b2007-08-15 19:21:21 -0500[diff] [blame]449 move.l #(icache_state), %a0
450 move.l (%a0), %d0
wdenkbf9e3b32004-02-12 00:47:09 +0000[diff] [blame]451 rts
452
453 .data
454icache_state:
Heiko Schocher9acb6262006-04-20 08:42:42 +0200[diff] [blame]455 .long 0 /* cache is diabled on inirialization */
stroese8c725b92004-12-16 18:09:49 +0000[diff] [blame]456
TsiChungLiew83ec20b2007-08-15 19:21:21 -0500[diff] [blame]457 .globl dcache_enable
458dcache_enable:
459 /* dummy function */
460 rts
461
462 .globl dcache_disable
463dcache_disable:
464 /* dummy function */
465 rts
466
467 .globl dcache_status
468dcache_status:
469 /* dummy function */
470 rts
471
wdenkbf9e3b32004-02-12 00:47:09 +0000[diff] [blame]472/*------------------------------------------------------------------------------*/
473
474 .globl version_string
475version_string:
476 .ascii U_BOOT_VERSION
477 .ascii " (", __DATE__, " - ", __TIME__, ")"
478 .ascii CONFIG_IDENT_STRING, "\0"
TsiChung Liew9b464322008-03-28 08:47:45 -0500[diff] [blame]479 .align 4