blob: 6894c0b4b8437222413ba8d94579b6e0bf3f6ec1 [file] [log] [blame]
Ilya Yanok4ab779c2012-02-07 23:30:22 +00001/*
2 * Copyright (C) 2011 Ilya Yanok, Emcraft Systems
3 *
4 * Based on omap3_evm_config.h
5 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02006 * SPDX-License-Identifier: GPL-2.0+
Ilya Yanok4ab779c2012-02-07 23:30:22 +00007 */
8
9#ifndef __CONFIG_H
10#define __CONFIG_H
11
12/*
13 * High Level Configuration Options
14 */
15#define CONFIG_OMAP /* in a TI OMAP core */
Ilya Yanok4ab779c2012-02-07 23:30:22 +000016#define CONFIG_OMAP3_MCX /* working with mcx */
Marek Vasut308252a2012-07-21 05:02:23 +000017#define CONFIG_OMAP_GPIO
Ilya Yanok4ab779c2012-02-07 23:30:22 +000018
Ilya Yanok4ab779c2012-02-07 23:30:22 +000019#define CONFIG_MACH_TYPE MACH_TYPE_MCX
20
Ilya Yanok4ab779c2012-02-07 23:30:22 +000021#define CONFIG_EMIF4 /* The chip has EMIF4 controller */
22
23#include <asm/arch/cpu.h> /* get chip and board defs */
Nishanth Menon987ec582015-03-09 17:12:04 -050024#include <asm/arch/omap.h>
Ilya Yanok4ab779c2012-02-07 23:30:22 +000025
Ilya Yanok4ab779c2012-02-07 23:30:22 +000026/*
27 * Leave it at 0x80008000 to allow booting new u-boot.bin with X-loader
28 * and older u-boot.bin with the new U-Boot SPL.
29 */
30#define CONFIG_SYS_TEXT_BASE 0x80008000
31
Ilya Yanok4ab779c2012-02-07 23:30:22 +000032/* Clock Defines */
33#define V_OSCK 26000000 /* Clock output from T2 */
34#define V_SCLK (V_OSCK >> 1)
35
36#define CONFIG_MISC_INIT_R
37
38#define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
39#define CONFIG_SETUP_MEMORY_TAGS
40#define CONFIG_INITRD_TAG
41#define CONFIG_REVISION_TAG
42
43/*
44 * Size of malloc() pool
45 */
46#define CONFIG_ENV_SIZE (128 << 10) /* 128 KiB sector */
47#define CONFIG_SYS_MALLOC_LEN (1024 << 10)
48/*
49 * DDR related
50 */
51#define CONFIG_SYS_CS0_SIZE (256 * 1024 * 1024)
52
53/*
54 * Hardware drivers
55 */
56
57/*
58 * NS16550 Configuration
59 */
60#define V_NS16550_CLK 48000000 /* 48MHz (APLL96/2) */
61
Ilya Yanok4ab779c2012-02-07 23:30:22 +000062#define CONFIG_SYS_NS16550_SERIAL
63#define CONFIG_SYS_NS16550_REG_SIZE (-4)
64#define CONFIG_SYS_NS16550_CLK V_NS16550_CLK
65
66/*
67 * select serial console configuration
68 */
69#define CONFIG_CONS_INDEX 3
70#define CONFIG_SYS_NS16550_COM3 OMAP34XX_UART3
71#define CONFIG_SERIAL3 3 /* UART3 */
72
73/* allow to overwrite serial and ethaddr */
74#define CONFIG_ENV_OVERWRITE
Ilya Yanok4ab779c2012-02-07 23:30:22 +000075#define CONFIG_SYS_BAUDRATE_TABLE {4800, 9600, 19200, 38400, 57600,\
76 115200}
Ilya Yanok4ab779c2012-02-07 23:30:22 +000077
78/* EHCI */
Stefano Babic92671102014-02-14 12:51:25 +010079#define CONFIG_OMAP3_GPIO_2
Ilya Yanok4ab779c2012-02-07 23:30:22 +000080#define CONFIG_OMAP3_GPIO_5
81#define CONFIG_USB_EHCI
82#define CONFIG_USB_EHCI_OMAP
Stefano Babic8c735b92012-10-16 04:07:04 +000083#define CONFIG_OMAP_EHCI_PHY1_RESET_GPIO 57
Ilya Yanok4ab779c2012-02-07 23:30:22 +000084#define CONFIG_SYS_USB_EHCI_MAX_ROOT_PORTS 3
Stefano Babic01d10aa2015-07-26 15:18:14 +020085#define CONFIG_USB_HOST_ETHER
86#define CONFIG_USB_ETHER_ASIX
87#define CONFIG_USB_ETHER_MCS7830
Ilya Yanok4ab779c2012-02-07 23:30:22 +000088
89/* commands to include */
Ilya Yanok4ab779c2012-02-07 23:30:22 +000090#define CONFIG_CMD_JFFS2 /* JFFS2 Support */
91
92#define CONFIG_CMD_DATE
Ilya Yanok4ab779c2012-02-07 23:30:22 +000093#define CONFIG_CMD_NAND /* NAND support */
Ilya Yanok4ab779c2012-02-07 23:30:22 +000094#define CONFIG_CMD_UBIFS
95#define CONFIG_RBTREE
96#define CONFIG_LZO
97#define CONFIG_MTD_PARTITIONS
98#define CONFIG_MTD_DEVICE
99#define CONFIG_CMD_MTDPARTS
100
Heiko Schocher6789e842013-10-22 11:03:18 +0200101#define CONFIG_SYS_I2C
102#define CONFIG_SYS_OMAP24_I2C_SPEED 100000
103#define CONFIG_SYS_OMAP24_I2C_SLAVE 1
104#define CONFIG_SYS_I2C_OMAP34XX
Ilya Yanok4ab779c2012-02-07 23:30:22 +0000105
106/* RTC */
107#define CONFIG_RTC_DS1337
108#define CONFIG_SYS_I2C_RTC_ADDR 0x68
109
Ilya Yanok4ab779c2012-02-07 23:30:22 +0000110/*
111 * Board NAND Info.
112 */
113#define CONFIG_SYS_NAND_ADDR NAND_BASE /* physical address */
114 /* to access nand */
115#define CONFIG_SYS_NAND_BASE NAND_BASE /* physical address */
116 /* to access */
117 /* nand at CS0 */
118
119#define CONFIG_SYS_MAX_NAND_DEVICE 1 /* Max number of */
120 /* NAND devices */
Ilya Yanok4ab779c2012-02-07 23:30:22 +0000121#define CONFIG_JFFS2_NAND
122/* nand device jffs2 lives on */
123#define CONFIG_JFFS2_DEV "nand0"
124/* start of jffs2 partition */
125#define CONFIG_JFFS2_PART_OFFSET 0x680000
126#define CONFIG_JFFS2_PART_SIZE 0xf980000 /* sz of jffs2 part */
127
128/* Environment information */
Ilya Yanok4ab779c2012-02-07 23:30:22 +0000129
130#define CONFIG_BOOTFILE "uImage"
131
Stefano Babicf89a8b62012-06-13 22:34:43 +0000132/* Setup MTD for NAND on the SOM */
133#define MTDIDS_DEFAULT "nand0=omap2-nand.0"
134#define MTDPARTS_DEFAULT "mtdparts=omap2-nand.0:512k(MLO)," \
135 "1m(u-boot),256k(env1)," \
136 "256k(env2),6m(kernel),6m(k_recovery)," \
137 "8m(fs_recovery),-(common_data)"
138
139#define CONFIG_HOSTNAME mcx
Ilya Yanok4ab779c2012-02-07 23:30:22 +0000140#define CONFIG_EXTRA_ENV_SETTINGS \
Stefano Babicf89a8b62012-06-13 22:34:43 +0000141 "adddbg=setenv bootargs ${bootargs} trace_buf_size=64M\0" \
142 "adddebug=setenv bootargs ${bootargs} earlyprintk=serial\0" \
143 "addeth=setenv bootargs ${bootargs} ethaddr=${ethaddr}\0" \
144 "addfb=setenv bootargs ${bootargs} vram=6M " \
145 "omapfb.vram=1:2M,2:2M,3:2M omapdss.def_disp=lcd\0" \
146 "addip_sta=setenv bootargs ${bootargs} " \
147 "ip=${ipaddr}:${serverip}:${gatewayip}:" \
148 "${netmask}:${hostname}:eth0:off\0" \
149 "addip_dyn=setenv bootargs ${bootargs} ip=dhcp\0" \
150 "addip=if test -n ${ipdyn};then run addip_dyn;" \
151 "else run addip_sta;fi\0" \
152 "addmisc=setenv bootargs ${bootargs} ${misc}\0" \
153 "addtty=setenv bootargs ${bootargs} " \
154 "console=${consoledev},${baudrate}\0" \
155 "addmtd=setenv bootargs ${bootargs} ${mtdparts}\0" \
156 "baudrate=115200\0" \
157 "consoledev=ttyO2\0" \
Anatolij Gustschin4a8c3f62014-10-24 20:13:51 +0200158 "hostname=" __stringify(CONFIG_HOSTNAME) "\0" \
Stefano Babicf89a8b62012-06-13 22:34:43 +0000159 "loadaddr=0x82000000\0" \
160 "load=tftp ${loadaddr} ${u-boot}\0" \
161 "load_k=tftp ${loadaddr} ${bootfile}\0" \
162 "loaduimage=fatload mmc 0 ${loadaddr} uImage\0" \
163 "loadmlo=tftp ${loadaddr} ${mlo}\0" \
Anatolij Gustschin4a8c3f62014-10-24 20:13:51 +0200164 "mlo=" __stringify(CONFIG_HOSTNAME) "/MLO\0" \
Stefano Babicf89a8b62012-06-13 22:34:43 +0000165 "mmcargs=root=/dev/mmcblk0p2 rw " \
166 "rootfstype=ext3 rootwait\0" \
167 "mmcboot=echo Booting from mmc ...; " \
168 "run mmcargs; " \
169 "run addip addtty addmtd addfb addeth addmisc;" \
170 "run loaduimage; " \
171 "bootm ${loadaddr}\0" \
172 "net_nfs=run load_k; " \
173 "run nfsargs; " \
174 "run addip addtty addmtd addfb addeth addmisc;" \
175 "bootm ${loadaddr}\0" \
176 "nfsargs=setenv bootargs root=/dev/nfs rw " \
177 "nfsroot=${serverip}:${rootpath}\0" \
Anatolij Gustschin4a8c3f62014-10-24 20:13:51 +0200178 "u-boot=" __stringify(CONFIG_HOSTNAME) "/u-boot.img\0" \
Stefano Babicf89a8b62012-06-13 22:34:43 +0000179 "uboot_addr=0x80000\0" \
180 "update=nandecc sw;nand erase ${uboot_addr} 100000;" \
181 "nand write ${loadaddr} ${uboot_addr} 80000\0" \
182 "updatemlo=nandecc hw;nand erase 0 20000;" \
183 "nand write ${loadaddr} 0 20000\0" \
184 "upd=if run load;then echo Updating u-boot;if run update;" \
185 "then echo U-Boot updated;" \
186 "else echo Error updating u-boot !;" \
187 "echo Board without bootloader !!;" \
188 "fi;" \
189 "else echo U-Boot not downloaded..exiting;fi\0" \
190 "loadbootscript=fatload mmc 0 ${loadaddr} boot.scr\0" \
191 "bootscript=echo Running bootscript from mmc ...; " \
192 "source ${loadaddr}\0" \
193 "nandargs=setenv bootargs ubi.mtd=7 " \
194 "root=ubi0:rootfs rootfstype=ubifs\0" \
195 "nandboot=echo Booting from nand ...; " \
196 "run nandargs; " \
197 "ubi part nand0,4;" \
198 "ubi readvol ${loadaddr} kernel;" \
Stefano Babice47c9e82012-10-16 04:07:03 +0000199 "run addtty addmtd addfb addeth addmisc;" \
Stefano Babicf89a8b62012-06-13 22:34:43 +0000200 "bootm ${loadaddr}\0" \
Stefano Babic8f1fae22012-10-20 23:56:07 +0000201 "preboot=ubi part nand0,7;" \
202 "ubi readvol ${loadaddr} splash;" \
203 "bmp display ${loadaddr};" \
204 "gpio set 55\0" \
Stefano Babice47c9e82012-10-16 04:07:03 +0000205 "swupdate_args=setenv bootargs root=/dev/ram " \
206 "quiet loglevel=1 " \
207 "consoleblank=0 ${swupdate_misc}\0" \
Stefano Babicf89a8b62012-06-13 22:34:43 +0000208 "swupdate=echo Running Sw-Update...;" \
209 "if printenv mtdparts;then echo Starting SwUpdate...; " \
210 "else mtdparts default;fi; " \
211 "ubi part nand0,5;" \
212 "ubi readvol 0x82000000 kernel_recovery;" \
Stefano Babice47c9e82012-10-16 04:07:03 +0000213 "ubi part nand0,6;" \
214 "ubi readvol 0x84000000 fs_recovery;" \
Stefano Babicf89a8b62012-06-13 22:34:43 +0000215 "run swupdate_args; " \
216 "setenv bootargs ${bootargs} " \
217 "${mtdparts} " \
218 "vram=6M omapfb.vram=1:2M,2:2M,3:2M " \
219 "omapdss.def_disp=lcd;" \
Stefano Babica5d64db2014-02-14 12:51:27 +0100220 "bootm 0x82000000 0x84000000\0" \
221 "bootcmd=mmc rescan;if fatload mmc 0 82000000 loadbootscr.scr;" \
222 "then source 82000000;else run nandboot;fi\0"
Ilya Yanok4ab779c2012-02-07 23:30:22 +0000223
224#define CONFIG_AUTO_COMPLETE
Detlev Zundel48a4ee52012-02-08 04:49:02 +0000225#define CONFIG_CMDLINE_EDITING
226
Ilya Yanok4ab779c2012-02-07 23:30:22 +0000227/*
228 * Miscellaneous configurable options
229 */
Ilya Yanok4ab779c2012-02-07 23:30:22 +0000230#define CONFIG_SYS_LONGHELP /* undef to save memory */
Stefano Babic992a27d2012-06-13 22:34:41 +0000231#define CONFIG_SYS_CBSIZE 1024/* Console I/O Buffer Size */
Ilya Yanok4ab779c2012-02-07 23:30:22 +0000232/* Print Buffer Size */
233#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
234 sizeof(CONFIG_SYS_PROMPT) + 16)
235#define CONFIG_SYS_MAXARGS 16 /* max number of command */
236 /* args */
237/* Boot Argument Buffer Size */
238#define CONFIG_SYS_BARGSIZE (CONFIG_SYS_CBSIZE)
239/* memtest works on */
240#define CONFIG_SYS_MEMTEST_START (OMAP34XX_SDRC_CS0)
241#define CONFIG_SYS_MEMTEST_END (OMAP34XX_SDRC_CS0 + \
242 0x01F00000) /* 31MB */
243
244#define CONFIG_SYS_LOAD_ADDR (OMAP34XX_SDRC_CS0) /* default load */
245 /* address */
Stefano Babic8f1fae22012-10-20 23:56:07 +0000246#define CONFIG_PREBOOT
Ilya Yanok4ab779c2012-02-07 23:30:22 +0000247
248/*
249 * AM3517 has 12 GP timers, they can be driven by the system clock
250 * (12/13/16.8/19.2/38.4MHz) or by 32KHz clock. We use 13MHz (V_SCLK).
251 * This rate is divided by a local divisor.
252 */
253#define CONFIG_SYS_TIMERBASE OMAP34XX_GPT2
254#define CONFIG_SYS_PTV 2 /* Divisor: 2^(PTV+1) => 8 */
Ilya Yanok4ab779c2012-02-07 23:30:22 +0000255
256/*
Ilya Yanok4ab779c2012-02-07 23:30:22 +0000257 * Physical Memory Map
258 */
259#define CONFIG_NR_DRAM_BANKS 2 /* CS1 may or may not be populated */
260#define PHYS_SDRAM_1 OMAP34XX_SDRC_CS0
Ilya Yanok4ab779c2012-02-07 23:30:22 +0000261#define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1
262
263/*
264 * FLASH and environment organization
265 */
266
267/* **** PISMO SUPPORT *** */
Stefano Babic62321e22015-07-26 15:18:13 +0200268#define CONFIG_NAND
269#define CONFIG_SYS_NAND_BUSWIDTH_16BIT
Ilya Yanok4ab779c2012-02-07 23:30:22 +0000270#define CONFIG_NAND_OMAP_GPMC
Stefano Babic62321e22015-07-26 15:18:13 +0200271#define CONFIG_NAND_OMAP_GPMC_PREFETCH
Ilya Yanok4ab779c2012-02-07 23:30:22 +0000272#define CONFIG_ENV_IS_IN_NAND
Stefano Babicf89a8b62012-06-13 22:34:43 +0000273#define SMNAND_ENV_OFFSET 0x180000 /* environment starts here */
Ilya Yanok4ab779c2012-02-07 23:30:22 +0000274
Stefano Babicf89a8b62012-06-13 22:34:43 +0000275/* Redundant Environment */
Ilya Yanok4ab779c2012-02-07 23:30:22 +0000276#define CONFIG_SYS_ENV_SECT_SIZE (128 << 10) /* 128 KiB */
277#define CONFIG_ENV_OFFSET SMNAND_ENV_OFFSET
278#define CONFIG_ENV_ADDR SMNAND_ENV_OFFSET
Stefano Babicf89a8b62012-06-13 22:34:43 +0000279#define CONFIG_ENV_OFFSET_REDUND (CONFIG_ENV_OFFSET + \
280 2 * CONFIG_SYS_ENV_SECT_SIZE)
281#define CONFIG_ENV_SIZE_REDUND CONFIG_ENV_SIZE
Ilya Yanok4ab779c2012-02-07 23:30:22 +0000282
283/* Flash banks JFFS2 should use */
284#define CONFIG_SYS_MAX_MTD_BANKS (CONFIG_SYS_MAX_FLASH_BANKS + \
285 CONFIG_SYS_MAX_NAND_DEVICE)
286#define CONFIG_SYS_JFFS2_MEM_NAND
287/* use flash_info[2] */
288#define CONFIG_SYS_JFFS2_FIRST_BANK CONFIG_SYS_MAX_FLASH_BANKS
289#define CONFIG_SYS_JFFS2_NUM_BANKS 1
290
291#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
292#define CONFIG_SYS_INIT_RAM_ADDR 0x4020f800
293#define CONFIG_SYS_INIT_RAM_SIZE 0x800
294#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
295 CONFIG_SYS_INIT_RAM_SIZE - \
296 GENERATED_GBL_DATA_SIZE)
297
298/* Defines for SPL */
Tom Rini47f7bca2012-08-13 12:03:19 -0700299#define CONFIG_SPL_FRAMEWORK
Tom Rinid7cb93b2012-08-14 12:26:08 -0700300#define CONFIG_SPL_BOARD_INIT
Ilya Yanok4ab779c2012-02-07 23:30:22 +0000301#define CONFIG_SPL_NAND_SIMPLE
Ilya Yanok4ab779c2012-02-07 23:30:22 +0000302
Scott Wood6f2f01b2012-09-20 19:09:07 -0500303#define CONFIG_SPL_NAND_BASE
304#define CONFIG_SPL_NAND_DRIVERS
305#define CONFIG_SPL_NAND_ECC
Tom Rini983e3702016-11-07 21:34:54 -0500306#define CONFIG_SPL_LDSCRIPT "arch/arm/mach-omap2/u-boot-spl.lds"
Ilya Yanok4ab779c2012-02-07 23:30:22 +0000307
308#define CONFIG_SPL_TEXT_BASE 0x40200000 /*CONFIG_SYS_SRAM_START*/
Tom Rinie0820cc2012-05-08 07:29:31 +0000309#define CONFIG_SPL_MAX_SIZE (54 * 1024) /* 8 KB for stack */
Ilya Yanok4ab779c2012-02-07 23:30:22 +0000310#define CONFIG_SPL_STACK LOW_LEVEL_SRAM_STACK
311
312/* move malloc and bss high to prevent clashing with the main image */
313#define CONFIG_SYS_SPL_MALLOC_START 0x8f000000
314#define CONFIG_SYS_SPL_MALLOC_SIZE 0x80000
315#define CONFIG_SPL_BSS_START_ADDR 0x8f080000 /* end of RAM */
316#define CONFIG_SPL_BSS_MAX_SIZE 0x80000
317
Paul Kocialkowskie2ccdf82014-11-08 23:14:55 +0100318#define CONFIG_SYS_MMCSD_FS_BOOT_PARTITION 1
Guillaume GARDET205b4f32014-10-15 17:53:11 +0200319#define CONFIG_SPL_FS_LOAD_PAYLOAD_NAME "u-boot.img"
Ilya Yanok4ab779c2012-02-07 23:30:22 +0000320
321/* NAND boot config */
322#define CONFIG_SYS_NAND_PAGE_COUNT 64
323#define CONFIG_SYS_NAND_PAGE_SIZE 2048
324#define CONFIG_SYS_NAND_OOBSIZE 64
325#define CONFIG_SYS_NAND_BLOCK_SIZE (128*1024)
326#define CONFIG_SYS_NAND_5_ADDR_CYCLE
327#define CONFIG_SYS_NAND_BAD_BLOCK_POS 0
328#define CONFIG_SYS_NAND_ECCPOS {40, 41, 42, 43, 44, 45, 46, 47,\
329 48, 49, 50, 51, 52, 53, 54, 55,\
330 56, 57, 58, 59, 60, 61, 62, 63}
331#define CONFIG_SYS_NAND_ECCSIZE 256
332#define CONFIG_SYS_NAND_ECCBYTES 3
pekon gupta3f719062013-11-18 19:03:01 +0530333#define CONFIG_NAND_OMAP_ECCSCHEME OMAP_ECC_HAM1_CODE_SW
Stefano Babic92671102014-02-14 12:51:25 +0100334#define CONFIG_SPL_NAND_SOFTECC
Ilya Yanok4ab779c2012-02-07 23:30:22 +0000335
Ilya Yanok4ab779c2012-02-07 23:30:22 +0000336#define CONFIG_SYS_NAND_U_BOOT_START CONFIG_SYS_TEXT_BASE
337
338#define CONFIG_SYS_NAND_U_BOOT_OFFS 0x80000
339
340/*
341 * ethernet support
342 *
343 */
344#if defined(CONFIG_CMD_NET)
345#define CONFIG_DRIVER_TI_EMAC
346#define CONFIG_DRIVER_TI_EMAC_USE_RMII
347#define CONFIG_MII
Ilya Yanok4ab779c2012-02-07 23:30:22 +0000348#define CONFIG_BOOTP_DNS
349#define CONFIG_BOOTP_DNS2
350#define CONFIG_BOOTP_SEND_HOSTNAME
351#define CONFIG_NET_RETRY_COUNT 10
352#endif
353
Stefano Babic8f1fae22012-10-20 23:56:07 +0000354#define CONFIG_SPLASH_SCREEN
355#define CONFIG_VIDEO_BMP_RLE8
356#define CONFIG_CMD_BMP
357#define CONFIG_VIDEO_OMAP3
Stefano Babic8f1fae22012-10-20 23:56:07 +0000358
Ilya Yanok4ab779c2012-02-07 23:30:22 +0000359#endif /* __CONFIG_H */