blob: e9db476f4831f187db64c1228759e3e3aa66b3f3 [file] [log] [blame]
Kumar Galabe0bd822008-08-26 22:56:56 -05001/*
2 * Copyright 2008 Freescale Semiconductor, Inc.
3 *
4 * This program is free software; you can redistribute it and/or
5 * modify it under the terms of the GNU General Public License
6 * Version 2 as published by the Free Software Foundation.
7 */
8
9#include <common.h>
Kumar Galabe0bd822008-08-26 22:56:56 -050010
11#include <asm/fsl_ddr_sdram.h>
Haiying Wangdfb49102008-10-03 12:36:55 -040012#include <asm/fsl_ddr_dimm_params.h>
Kumar Galabe0bd822008-08-26 22:56:56 -050013
Haiying Wangdfb49102008-10-03 12:36:55 -040014void fsl_ddr_board_options(memctl_options_t *popts,
15 dimm_params_t *pdimm,
16 unsigned int ctrl_num)
Kumar Galabe0bd822008-08-26 22:56:56 -050017{
18 /*
19 * Factors to consider for clock adjust:
20 * - number of chips on bus
21 * - position of slot
22 * - DDR1 vs. DDR2?
23 * - ???
24 *
25 * This needs to be determined on a board-by-board basis.
26 * 0110 3/4 cycle late
27 * 0111 7/8 cycle late
28 */
29 popts->clk_adjust = 7;
30
31 /*
32 * Factors to consider for CPO:
33 * - frequency
34 * - ddr1 vs. ddr2
35 */
Anatolij Gustschind666b2d2008-09-17 12:34:45 +020036 popts->cpo_override = 0;
Kumar Galabe0bd822008-08-26 22:56:56 -050037
38 /*
39 * Factors to consider for write data delay:
40 * - number of DIMMs
41 *
42 * 1 = 1/4 clock delay
43 * 2 = 1/2 clock delay
44 * 3 = 3/4 clock delay
45 * 4 = 1 clock delay
46 * 5 = 5/4 clock delay
47 * 6 = 3/2 clock delay
48 */
49 popts->write_data_delay = 3;
50
51 /*
52 * Factors to consider for half-strength driver enable:
53 * - number of DIMMs installed
54 */
55 popts->half_strength_driver_enable = 0;
56}