blob: 2eddb07f0aeb59dcd37208c872409dfda1113e2b [file] [log] [blame]
Rajeshwari Birje76dd9b62013-12-26 09:44:26 +05301/*
2 * Copyright (C) 2013 Samsung Electronics
3 *
4 * Configuration settings for the SAMSUNG EXYNOS5 board.
5 *
6 * SPDX-License-Identifier: GPL-2.0+
7 */
8
Simon Glass4c7bb1d2014-10-07 22:01:44 -06009#ifndef __CONFIG_EXYNOS5_COMMON_H
10#define __CONFIG_EXYNOS5_COMMON_H
Rajeshwari Birje76dd9b62013-12-26 09:44:26 +053011
Simon Glass5ea01ab2014-10-07 22:01:45 -060012#define CONFIG_EXYNOS5 /* Exynos5 Family */
Rajeshwari Birje76dd9b62013-12-26 09:44:26 +053013
Simon Glass5ea01ab2014-10-07 22:01:45 -060014#include "exynos-common.h"
Rajeshwari Birje76dd9b62013-12-26 09:44:26 +053015
Simon Glass5ea01ab2014-10-07 22:01:45 -060016#define CONFIG_SYS_CACHELINE_SIZE 64
Rajeshwari Birje76dd9b62013-12-26 09:44:26 +053017#define CONFIG_EXYNOS_SPL
18
Inha Songf44ef7d2015-03-13 17:48:35 +090019#ifdef FTRACE
Rajeshwari Birje76dd9b62013-12-26 09:44:26 +053020#define CONFIG_TRACE
21#define CONFIG_CMD_TRACE
22#define CONFIG_TRACE_BUFFER_SIZE (16 << 20)
23#define CONFIG_TRACE_EARLY_SIZE (8 << 20)
24#define CONFIG_TRACE_EARLY
25#define CONFIG_TRACE_EARLY_ADDR 0x50000000
Inha Songf44ef7d2015-03-13 17:48:35 +090026#endif
Rajeshwari Birje76dd9b62013-12-26 09:44:26 +053027
28/* Enable ACE acceleration for SHA1 and SHA256 */
29#define CONFIG_EXYNOS_ACE_SHA
30#define CONFIG_SHA_HW_ACCEL
31
Rajeshwari Birje76dd9b62013-12-26 09:44:26 +053032/* Power Down Modes */
33#define S5P_CHECK_SLEEP 0x00000BAD
34#define S5P_CHECK_DIDLE 0xBAD00000
35#define S5P_CHECK_LPA 0xABAD0000
36
37/* Offset for inform registers */
38#define INFORM0_OFFSET 0x800
39#define INFORM1_OFFSET 0x804
40#define INFORM2_OFFSET 0x808
41#define INFORM3_OFFSET 0x80c
42
Rajeshwari Birje76dd9b62013-12-26 09:44:26 +053043/* select serial console configuration */
44#define CONFIG_BAUDRATE 115200
45#define EXYNOS5_DEFAULT_UART_OFFSET 0x010000
46#define CONFIG_SILENT_CONSOLE
Simon Glass5ea01ab2014-10-07 22:01:45 -060047#define CONFIG_SYS_CONSOLE_IS_IN_ENV
48#define CONFIG_CONSOLE_MUX
Rajeshwari Birje76dd9b62013-12-26 09:44:26 +053049
Rajeshwari Birje76dd9b62013-12-26 09:44:26 +053050#define CONFIG_CMD_HASH
51
Rajeshwari Birje76dd9b62013-12-26 09:44:26 +053052/* Thermal Management Unit */
53#define CONFIG_EXYNOS_TMU
54#define CONFIG_CMD_DTT
55#define CONFIG_TMU_CMD_DTT
56
57/* TPM */
58#define CONFIG_TPM
59#define CONFIG_CMD_TPM
60#define CONFIG_TPM_TIS_I2C
61#define CONFIG_TPM_TIS_I2C_BUS_NUMBER 3
62#define CONFIG_TPM_TIS_I2C_SLAVE_ADDR 0x20
63
64/* MMC SPL */
Rajeshwari Birje76dd9b62013-12-26 09:44:26 +053065#define COPY_BL2_FNPTR_ADDR 0x02020030
Simon Glass5ea01ab2014-10-07 22:01:45 -060066#define CONFIG_SUPPORT_EMMC_BOOT
Rajeshwari Birje76dd9b62013-12-26 09:44:26 +053067
68#define CONFIG_SPL_LIBCOMMON_SUPPORT
69#define CONFIG_SPL_GPIO_SUPPORT
70
71/* specific .lds file */
72#define CONFIG_SPL_LDSCRIPT "board/samsung/common/exynos-uboot-spl.lds"
Rajeshwari Birje76dd9b62013-12-26 09:44:26 +053073
Rajeshwari Birje76dd9b62013-12-26 09:44:26 +053074/* Boot Argument Buffer Size */
Rajeshwari Birje76dd9b62013-12-26 09:44:26 +053075/* memtest works on */
76#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
77#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_SDRAM_BASE + 0x5E00000)
78#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 0x3E00000)
79
80#define CONFIG_RD_LVL
81
Rajeshwari Birje76dd9b62013-12-26 09:44:26 +053082#define PHYS_SDRAM_1 CONFIG_SYS_SDRAM_BASE
83#define PHYS_SDRAM_1_SIZE SDRAM_BANK_SIZE
84#define PHYS_SDRAM_2 (CONFIG_SYS_SDRAM_BASE + SDRAM_BANK_SIZE)
85#define PHYS_SDRAM_2_SIZE SDRAM_BANK_SIZE
86#define PHYS_SDRAM_3 (CONFIG_SYS_SDRAM_BASE + (2 * SDRAM_BANK_SIZE))
87#define PHYS_SDRAM_3_SIZE SDRAM_BANK_SIZE
88#define PHYS_SDRAM_4 (CONFIG_SYS_SDRAM_BASE + (3 * SDRAM_BANK_SIZE))
89#define PHYS_SDRAM_4_SIZE SDRAM_BANK_SIZE
90#define PHYS_SDRAM_5 (CONFIG_SYS_SDRAM_BASE + (4 * SDRAM_BANK_SIZE))
91#define PHYS_SDRAM_5_SIZE SDRAM_BANK_SIZE
92#define PHYS_SDRAM_6 (CONFIG_SYS_SDRAM_BASE + (5 * SDRAM_BANK_SIZE))
93#define PHYS_SDRAM_6_SIZE SDRAM_BANK_SIZE
94#define PHYS_SDRAM_7 (CONFIG_SYS_SDRAM_BASE + (6 * SDRAM_BANK_SIZE))
95#define PHYS_SDRAM_7_SIZE SDRAM_BANK_SIZE
96#define PHYS_SDRAM_8 (CONFIG_SYS_SDRAM_BASE + (7 * SDRAM_BANK_SIZE))
97#define PHYS_SDRAM_8_SIZE SDRAM_BANK_SIZE
98
99#define CONFIG_SYS_MONITOR_BASE 0x00000000
100
Rajeshwari Birje76dd9b62013-12-26 09:44:26 +0530101#define CONFIG_SYS_MMC_ENV_DEV 0
102
103#define CONFIG_SECURE_BL1_ONLY
104
105/* Secure FW size configuration */
106#ifdef CONFIG_SECURE_BL1_ONLY
107#define CONFIG_SEC_FW_SIZE (8 << 10) /* 8KB */
108#else
109#define CONFIG_SEC_FW_SIZE 0
110#endif
111
112/* Configuration of BL1, BL2, ENV Blocks on mmc */
113#define CONFIG_RES_BLOCK_SIZE (512)
114#define CONFIG_BL1_SIZE (16 << 10) /*16 K reserved for BL1*/
115#define CONFIG_BL2_SIZE (512UL << 10UL) /* 512 KB */
116#define CONFIG_ENV_SIZE (16 << 10) /* 16 KB */
117
118#define CONFIG_BL1_OFFSET (CONFIG_RES_BLOCK_SIZE + CONFIG_SEC_FW_SIZE)
119#define CONFIG_BL2_OFFSET (CONFIG_BL1_OFFSET + CONFIG_BL1_SIZE)
Akshay Saraswatfa253152014-06-18 17:53:59 +0530120
Rajeshwari Birje76dd9b62013-12-26 09:44:26 +0530121/* U-boot copy size from boot Media to DRAM.*/
122#define BL2_START_OFFSET (CONFIG_BL2_OFFSET/512)
123#define BL2_SIZE_BLOC_COUNT (CONFIG_BL2_SIZE/512)
124
Rajeshwari Birje76dd9b62013-12-26 09:44:26 +0530125#define EXYNOS_COPY_SPI_FNPTR_ADDR 0x02020058
126#define SPI_FLASH_UBOOT_POS (CONFIG_SEC_FW_SIZE + CONFIG_BL1_SIZE)
127
Rajeshwari Birje76dd9b62013-12-26 09:44:26 +0530128/* I2C */
Simon Glass4bba9d32015-02-13 12:20:48 -0700129
130/* TODO(sjg@chromium.org): Move these two options to Kconfig */
Przemyslaw Marczak189d8012015-01-27 13:36:39 +0100131#define CONFIG_DM_I2C
132#define CONFIG_DM_I2C_COMPAT
Rajeshwari Birje76dd9b62013-12-26 09:44:26 +0530133#define CONFIG_CMD_I2C
Rajeshwari Birje76dd9b62013-12-26 09:44:26 +0530134#define CONFIG_SYS_I2C_S3C24X0
Przemyslaw Marczak189d8012015-01-27 13:36:39 +0100135#define CONFIG_SYS_I2C_S3C24X0_SPEED 100000 /* 100 Kbps */
Rajeshwari Birje76dd9b62013-12-26 09:44:26 +0530136#define CONFIG_SYS_I2C_S3C24X0_SLAVE 0x0
137#define CONFIG_I2C_EDID
138
139/* SPI */
Rajeshwari Birje76dd9b62013-12-26 09:44:26 +0530140#ifdef CONFIG_SPI_FLASH
141#define CONFIG_EXYNOS_SPI
142#define CONFIG_CMD_SF
143#define CONFIG_CMD_SPI
144#define CONFIG_SPI_FLASH_WINBOND
145#define CONFIG_SPI_FLASH_GIGADEVICE
146#define CONFIG_SF_DEFAULT_MODE SPI_MODE_0
147#define CONFIG_SF_DEFAULT_SPEED 50000000
148#define EXYNOS5_SPI_NUM_CONTROLLERS 5
149#define CONFIG_OF_SPI
150#endif
151
152#ifdef CONFIG_ENV_IS_IN_SPI_FLASH
153#define CONFIG_ENV_SPI_MODE SPI_MODE_0
154#define CONFIG_ENV_SECT_SIZE CONFIG_ENV_SIZE
155#define CONFIG_ENV_SPI_BUS 1
156#define CONFIG_ENV_SPI_MAX_HZ 50000000
157#endif
158
Rajeshwari Birje76dd9b62013-12-26 09:44:26 +0530159/* Ethernet Controllor Driver */
160#ifdef CONFIG_CMD_NET
161#define CONFIG_SMC911X
162#define CONFIG_SMC911X_BASE 0x5000000
163#define CONFIG_SMC911X_16_BIT
164#define CONFIG_ENV_SROM_BANK 1
165#endif /*CONFIG_CMD_NET*/
166
Rajeshwari Birje76dd9b62013-12-26 09:44:26 +0530167/* SHA hashing */
168#define CONFIG_CMD_HASH
169#define CONFIG_HASH_VERIFY
170#define CONFIG_SHA1
171#define CONFIG_SHA256
172
173/* Enable Time Command */
174#define CONFIG_CMD_TIME
175
Akshay Saraswat9b97b722014-05-13 10:30:15 +0530176#define CONFIG_CMD_GPIO
177
Sjoerd Simons66223782014-12-29 22:17:10 +0100178/* USB */
179#define CONFIG_CMD_USB
180#define CONFIG_USB_STORAGE
181#define CONFIG_SYS_USB_EHCI_MAX_ROOT_PORTS 3
182#define CONFIG_SYS_USB_XHCI_MAX_ROOT_PORTS 2
183
184#define CONFIG_USB_HOST_ETHER
185#define CONFIG_USB_ETHER_ASIX
186#define CONFIG_USB_ETHER_SMSC95XX
187
Akshay Saraswat582693b2014-06-18 17:54:01 +0530188/* USB boot mode */
189#define CONFIG_USB_BOOTING
190#define EXYNOS_COPY_USB_FNPTR_ADDR 0x02020070
191#define EXYNOS_USB_SECONDARY_BOOT 0xfeed0002
192#define EXYNOS_IRAM_SECONDARY_BASE 0x02020018
193
Simon Glass5ea01ab2014-10-07 22:01:45 -0600194/* Enable FIT support and comparison */
195#define CONFIG_FIT
196#define CONFIG_FIT_BEST_MATCH
197
Ian Campbelle6825e02014-11-09 10:44:32 +0000198
199#define BOOT_TARGET_DEVICES(func) \
200 func(MMC, mmc, 1) \
201 func(MMC, mmc, 0) \
202 func(PXE, pxe, na) \
203 func(DHCP, dhcp, na)
204
205#include <config_distro_bootcmd.h>
206
207#ifndef MEM_LAYOUT_ENV_SETTINGS
208/* 2GB RAM, bootm size of 256M, load scripts after that */
209#define MEM_LAYOUT_ENV_SETTINGS \
210 "bootm_size=0x10000000\0" \
211 "kernel_addr_r=0x42000000\0" \
212 "fdt_addr_r=0x43000000\0" \
213 "ramdisk_addr_r=0x43300000\0" \
214 "scriptaddr=0x50000000\0" \
215 "pxefile_addr_r=0x51000000\0"
216#endif
217
218#ifndef EXYNOS_DEVICE_SETTINGS
219#define EXYNOS_DEVICE_SETTINGS \
220 "stdin=serial\0" \
221 "stdout=serial\0" \
222 "stderr=serial\0"
223#endif
224
225#ifndef EXYNOS_FDTFILE_SETTING
226#define EXYNOS_FDTFILE_SETTING
227#endif
228
229#define CONFIG_EXTRA_ENV_SETTINGS \
230 EXYNOS_DEVICE_SETTINGS \
231 EXYNOS_FDTFILE_SETTING \
232 MEM_LAYOUT_ENV_SETTINGS \
233 BOOTENV
234
Simon Glass4c7bb1d2014-10-07 22:01:44 -0600235#endif /* __CONFIG_EXYNOS5_COMMON_H */