Tom Rini | 83d290c | 2018-05-06 17:58:06 -0400 | [diff] [blame] | 1 | // SPDX-License-Identifier: GPL-2.0+ |
Christophe Leroy | 1e7cefe | 2017-07-13 15:10:00 +0200 | [diff] [blame] | 2 | /* |
| 3 | * (C) Copyright 2017 |
| 4 | * Christophe Leroy, CS Systemes d'Information, christophe.leroy@c-s.fr |
Christophe Leroy | 1e7cefe | 2017-07-13 15:10:00 +0200 | [diff] [blame] | 5 | */ |
| 6 | |
| 7 | #include <common.h> |
| 8 | #include <asm/processor.h> |
| 9 | #include <asm/ppc.h> |
| 10 | #include <asm/io.h> |
| 11 | #include <asm/mmu.h> |
| 12 | |
| 13 | int icache_status(void) |
| 14 | { |
| 15 | return !!(mfspr(IC_CST) & IDC_ENABLED); |
| 16 | } |
| 17 | |
| 18 | void icache_enable(void) |
| 19 | { |
| 20 | sync(); |
| 21 | mtspr(IC_CST, IDC_INVALL); |
| 22 | mtspr(IC_CST, IDC_ENABLE); |
| 23 | } |
| 24 | |
| 25 | void icache_disable(void) |
| 26 | { |
| 27 | sync(); |
| 28 | mtspr(IC_CST, IDC_DISABLE); |
| 29 | } |
| 30 | |
| 31 | int dcache_status(void) |
| 32 | { |
| 33 | return !!(mfspr(IC_CST) & IDC_ENABLED); |
| 34 | } |
| 35 | |
| 36 | void dcache_enable(void) |
| 37 | { |
| 38 | mtspr(MD_CTR, MD_RESETVAL); /* Set cache mode with MMU off */ |
| 39 | mtspr(DC_CST, IDC_INVALL); |
| 40 | mtspr(DC_CST, IDC_ENABLE); |
| 41 | } |
| 42 | |
| 43 | void dcache_disable(void) |
| 44 | { |
| 45 | sync(); |
| 46 | mtspr(DC_CST, IDC_DISABLE); |
| 47 | mtspr(DC_CST, IDC_INVALL); |
| 48 | } |