blob: c2a50c1f473816307f6d660bdaf7ac12ae664fb8 [file] [log] [blame]
Wolfgang Denk0c32d962006-06-16 17:32:31 +02001/*
2 * (C) Copyright 2005
3 * Thomas.Lange@corelatus.se
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
Wolfgang Denkb87dfd22006-07-19 13:50:38 +020015 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
Wolfgang Denk0c32d962006-06-16 17:32:31 +020016 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24/*
25 * This file contains the configuration parameters for the gth2 board.
26 */
27
28#ifndef __CONFIG_H
29#define __CONFIG_H
30
31#define CONFIG_MIPS32 1 /* MIPS32 CPU core */
32#define CONFIG_GTH2 1
33#define CONFIG_AU1X00 1 /* alchemy series cpu */
34
35#define CONFIG_AU1000 1
36
Wolfgang Denkb87dfd22006-07-19 13:50:38 +020037#define CONFIG_MISC_INIT_R 1
Wolfgang Denk0c32d962006-06-16 17:32:31 +020038
39#define CONFIG_ETHADDR DE:AD:BE:EF:01:02 /* Ethernet address */
40
41#define CONFIG_BOOTDELAY 1 /* autoboot after 1 seconds */
42
43#define CONFIG_ENV_OVERWRITE 1 /* Allow change of ethernet address */
44
45#define CONFIG_BOOT_RETRY_TIME 5 /* Retry boot in 5 secs */
46
47#define CONFIG_RESET_TO_RETRY 1 /* If timeout waiting for command, perform a reset */
48
49#define CONFIG_BAUDRATE 115200
50
51/* valid baudrates */
52#define CFG_BAUDRATE_TABLE { 115200 }
53
54/* Only interrupt boot if space is pressed */
55/* If a long serial cable is connected but */
56/* other end is dead, garbage will be read */
57#define CONFIG_AUTOBOOT_KEYED 1
58#define CONFIG_AUTOBOOT_PROMPT "Press space to abort autoboot in %d second\n"
59#define CONFIG_AUTOBOOT_DELAY_STR "d"
60#define CONFIG_AUTOBOOT_STOP_STR " "
61
Wolfgang Denkb87dfd22006-07-19 13:50:38 +020062#define CONFIG_TIMESTAMP /* Print image info with timestamp */
63#define CONFIG_BOOTARGS "panic=1"
Wolfgang Denk0c32d962006-06-16 17:32:31 +020064
Wolfgang Denkb87dfd22006-07-19 13:50:38 +020065#define CONFIG_EXTRA_ENV_SETTINGS \
Wolfgang Denk0c32d962006-06-16 17:32:31 +020066 "addmisc=setenv bootargs $(bootargs) " \
Wolfgang Denkb87dfd22006-07-19 13:50:38 +020067 "ethaddr=$(ethaddr) \0" \
68 "netboot=bootp;run addmisc;bootm\0" \
69 ""
Wolfgang Denk0c32d962006-06-16 17:32:31 +020070
71/* Boot from Compact flash partition 2 as default */
72#define CONFIG_BOOTCOMMAND "ide reset;disk 0x81000000 0:2;run addmisc;bootm"
73
Wolfgang Denk0c32d962006-06-16 17:32:31 +020074
Jon Loeliger72eb0ef2007-07-04 22:32:19 -050075/*
Jon Loeliger7f5c0152007-07-10 09:38:02 -050076 * BOOTP options
77 */
78#define CONFIG_BOOTP_BOOTFILESIZE
79#define CONFIG_BOOTP_BOOTPATH
80#define CONFIG_BOOTP_GATEWAY
81#define CONFIG_BOOTP_HOSTNAME
82
83
84/*
Jon Loeliger72eb0ef2007-07-04 22:32:19 -050085 * Command line configuration.
86 */
87#include <config_cmd_default.h>
88
89#define CONFIG_CMD_IDE
90#define CONFIG_CMD_DHCP
91
92#undef CONFIG_CMD_ENV
93#undef CONFIG_CMD_FAT
94#undef CONFIG_CMD_FLASH
95#undef CONFIG_CMD_FPGA
96#undef CONFIG_CMD_MII
97#undef CONFIG_CMD_LOADS
98#undef CONFIG_CMD_LOADB
99#undef CONFIG_CMD_ELF
100#undef CONFIG_CMD_BDI
101#undef CONFIG_CMD_BEDBUG
102#undef CONFIG_CMD_NFS
103#undef CONFIG_CMD_AUTOSCRIPT
104
Wolfgang Denk0c32d962006-06-16 17:32:31 +0200105
106/*
107 * Miscellaneous configurable options
108 */
Wolfgang Denkb87dfd22006-07-19 13:50:38 +0200109#define CFG_LONGHELP /* undef to save memory */
110#define CFG_PROMPT "GTH2 # " /* Monitor Command Prompt */
111#define CFG_CBSIZE 256 /* Console I/O Buffer Size */
112#define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
113#define CFG_MAXARGS 16 /* max number of command args*/
Wolfgang Denk0c32d962006-06-16 17:32:31 +0200114
115#define CFG_MALLOC_LEN 128*1024
116
117#define CFG_BOOTPARAMS_LEN 128*1024
118
119#define CFG_MHZ 500
120
Wolfgang Denkb87dfd22006-07-19 13:50:38 +0200121#define CFG_HZ (CFG_MHZ * 1000000) /* FIXME causes overflow in net.c */
Wolfgang Denk0c32d962006-06-16 17:32:31 +0200122
123#define CFG_SDRAM_BASE 0x80000000 /* Cached addr */
124
Wolfgang Denkb87dfd22006-07-19 13:50:38 +0200125#define CFG_LOAD_ADDR 0x81000000 /* default load address */
Wolfgang Denk0c32d962006-06-16 17:32:31 +0200126
127#define CFG_MEMTEST_START 0x80100000
128#define CFG_MEMTEST_END 0x83000000
129
Wolfgang Denkb87dfd22006-07-19 13:50:38 +0200130#define CONFIG_HW_WATCHDOG 1
Wolfgang Denk0c32d962006-06-16 17:32:31 +0200131
132/*-----------------------------------------------------------------------
133 * FLASH and environment organization
134 */
135#define CFG_MAX_FLASH_BANKS 2 /* max number of memory banks */
136#define CFG_MAX_FLASH_SECT (128) /* max number of sectors on one chip */
137
138#define PHYS_FLASH 0xbfc00000 /* Flash Bank #1 */
139
140/* The following #defines are needed to get flash environment right */
Wolfgang Denkb87dfd22006-07-19 13:50:38 +0200141#define CFG_MONITOR_BASE TEXT_BASE
142#define CFG_MONITOR_LEN (192 << 10)
Wolfgang Denk0c32d962006-06-16 17:32:31 +0200143
144#define CFG_INIT_SP_OFFSET 0x400000
145
146/* We boot from this flash, selected with dip switch */
147#define CFG_FLASH_BASE PHYS_FLASH
148
149/* timeout values are in ticks */
150#define CFG_FLASH_ERASE_TOUT (2 * CFG_HZ) /* Timeout for Flash Erase */
151#define CFG_FLASH_WRITE_TOUT (2 * CFG_HZ) /* Timeout for Flash Write */
152
Wolfgang Denkb87dfd22006-07-19 13:50:38 +0200153#define CFG_ENV_IS_NOWHERE 1
Wolfgang Denk0c32d962006-06-16 17:32:31 +0200154
155/* Address and size of Primary Environment Sector */
156#define CFG_ENV_ADDR 0xB0030000
157#define CFG_ENV_SIZE 0x10000
158
159#define CONFIG_FLASH_16BIT
160
161#define CONFIG_NR_DRAM_BANKS 2
162
163#define CONFIG_NET_MULTI
164
165#define CONFIG_MEMSIZE_IN_BYTES
166
167/*---ATA PCMCIA ------------------------------------*/
168#define CFG_PCMCIA_MEM_SIZE 0x4000000 /* Offset to slot 1 FIXME!!! */
169
170#define CFG_PCMCIA_MEM_ADDR 0x20000000
171#define CFG_PCMCIA_IO_BASE 0x28000000
172#define CFG_PCMCIA_ATTR_BASE 0x30000000
173
174#define CONFIG_PCMCIA_SLOT_A
175
176#define CONFIG_ATAPI 1
177#define CONFIG_MAC_PARTITION 1
178
179/* We run CF in "true ide" mode or a harddrive via pcmcia */
180#define CONFIG_IDE_PCMCIA 1
181
182/* We only support one slot for now */
183#define CFG_IDE_MAXBUS 1 /* max. 1 IDE bus */
184#define CFG_IDE_MAXDEVICE 1 /* max. 1 drive per IDE bus */
185
Wolfgang Denkb87dfd22006-07-19 13:50:38 +0200186#undef CONFIG_IDE_LED /* LED for ide not supported */
Wolfgang Denk0c32d962006-06-16 17:32:31 +0200187#undef CONFIG_IDE_RESET /* reset for ide not supported */
188
189#define CFG_ATA_IDE0_OFFSET 0
190
Wolfgang Denkb87dfd22006-07-19 13:50:38 +0200191#define CFG_ATA_BASE_ADDR CFG_PCMCIA_IO_BASE
Wolfgang Denk0c32d962006-06-16 17:32:31 +0200192
193/* Offset for data I/O */
Wolfgang Denkb87dfd22006-07-19 13:50:38 +0200194#define CFG_ATA_DATA_OFFSET 0
Wolfgang Denk0c32d962006-06-16 17:32:31 +0200195
Wolfgang Denkb87dfd22006-07-19 13:50:38 +0200196/* Offset for normal register accesses */
197#define CFG_ATA_REG_OFFSET 0
Wolfgang Denk0c32d962006-06-16 17:32:31 +0200198
Wolfgang Denkb87dfd22006-07-19 13:50:38 +0200199/* Offset for alternate registers */
200#define CFG_ATA_ALT_OFFSET 0x0200
Wolfgang Denk0c32d962006-06-16 17:32:31 +0200201
202/*-----------------------------------------------------------------------
203 * Cache Configuration
204 */
205#define CFG_DCACHE_SIZE 16384
206#define CFG_ICACHE_SIZE 16384
207#define CFG_CACHELINE_SIZE 32
208
209#define GPIO_CACONFIG (1<<0)
210#define GPIO_DPACONFIG (1<<6)
211#define GPIO_ERESET (1<<11)
212#define GPIO_EEDQ (1<<17)
213#define GPIO_WDI (1<<18)
214#define GPIO_RJ1LY (1<<22)
215#define GPIO_RJ1LG (1<<23)
216#define GPIO_LEDCLK (1<<29)
217#define GPIO_LEDD (1<<30)
218#define GPIO_CPU_LED (1<<31)
219
220#endif /* __CONFIG_H */