blob: a413866bf6d880e5b86822c6abc5d4f902ed5831 [file] [log] [blame]
Patrice Chotardd983a0f2017-09-13 18:00:09 +02001/*
2 * Copyright 2017 - Alexandre Torgue <alexandre.torgue@st.com>
3 *
4 * This file is dual-licensed: you can use it either under the terms
5 * of the GPL or the X11 license, at your option. Note that this dual
6 * licensing only applies to this file, and not this project as a
7 * whole.
8 *
9 * a) This file is free software; you can redistribute it and/or
10 * modify it under the terms of the GNU General Public License as
11 * published by the Free Software Foundation; either version 2 of the
12 * License, or (at your option) any later version.
13 *
14 * This file is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
18 *
19 * Or, alternatively,
20 *
21 * b) Permission is hereby granted, free of charge, to any person
22 * obtaining a copy of this software and associated documentation
23 * files (the "Software"), to deal in the Software without
24 * restriction, including without limitation the rights to use,
25 * copy, modify, merge, publish, distribute, sublicense, and/or
26 * sell copies of the Software, and to permit persons to whom the
27 * Software is furnished to do so, subject to the following
28 * conditions:
29 *
30 * The above copyright notice and this permission notice shall be
31 * included in all copies or substantial portions of the Software.
32 *
33 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
34 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
35 * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
36 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
37 * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
38 * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
39 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
40 * OTHER DEALINGS IN THE SOFTWARE.
41 */
42
43#include "skeleton.dtsi"
44#include "armv7-m.dtsi"
Patrice Chotarda1e384b2017-09-13 18:00:11 +020045#include <dt-bindings/clock/stm32h7-clks.h>
Patrice Chotardd983a0f2017-09-13 18:00:09 +020046
47/ {
48 clocks {
49 clk_hse: clk-hse {
50 #clock-cells = <0>;
51 compatible = "fixed-clock";
Patrice Chotarda1e384b2017-09-13 18:00:11 +020052 clock-frequency = <25000000>;
Patrice Chotardd983a0f2017-09-13 18:00:09 +020053 };
54
Patrice Chotarda1e384b2017-09-13 18:00:11 +020055 clk_lse: clk-lse {
Patrice Chotardd983a0f2017-09-13 18:00:09 +020056 #clock-cells = <0>;
57 compatible = "fixed-clock";
Patrice Chotarda1e384b2017-09-13 18:00:11 +020058 clock-frequency = <32768>;
59 };
60
61 clk_i2s: i2s_ckin {
62 #clock-cells = <0>;
63 compatible = "fixed-clock";
64 clock-frequency = <0>;
Patrice Chotardd983a0f2017-09-13 18:00:09 +020065 };
66 };
67
68 soc {
Patrice Chotarda1e384b2017-09-13 18:00:11 +020069 rcc: rcc@58024400 {
70 #clock-cells = <1>;
71 #reset-cells = <1>;
72 compatible = "st,stm32h743-rcc", "st,stm32-rcc";
73 reg = <0x58024400 0x400>;
74 clocks = <&clk_hse>, <&clk_lse>, <&clk_i2s>, <&clk_hsi>, <&clk_csi>;
75 st,syscfg = <&pwrcfg>;
76 };
77
Patrice Chotardd983a0f2017-09-13 18:00:09 +020078 usart1: serial@40011000 {
Patrice Chotard75d58532017-09-27 15:44:49 +020079 compatible = "st,stm32h7-uart";
Patrice Chotardd983a0f2017-09-13 18:00:09 +020080 reg = <0x40011000 0x400>;
81 interrupts = <37>;
82 status = "disabled";
Patrice Chotarda1e384b2017-09-13 18:00:11 +020083 clocks = <&rcc USART1_CK>;
Patrice Chotardd983a0f2017-09-13 18:00:09 +020084 };
85
86 usart2: serial@40004400 {
Patrice Chotard75d58532017-09-27 15:44:49 +020087 compatible = "st,stm32h7-uart";
Patrice Chotardd983a0f2017-09-13 18:00:09 +020088 reg = <0x40004400 0x400>;
89 interrupts = <38>;
90 status = "disabled";
Patrice Chotarda1e384b2017-09-13 18:00:11 +020091 clocks = <&rcc USART2_CK>;
Patrice Chotardd983a0f2017-09-13 18:00:09 +020092 };
93
94 timer5: timer@40000c00 {
95 compatible = "st,stm32-timer";
96 reg = <0x40000c00 0x400>;
97 interrupts = <50>;
Patrice Chotarda1e384b2017-09-13 18:00:11 +020098 clocks = <&rcc TIM5_CK>;
99 };
100
101 pwrcfg: power-config@58024800 {
102 compatible = "syscon";
103 reg = <0x58024800 0x400>;
104 };
105
106 fmc: fmc@52004000 {
107 compatible = "st,stm32h7-fmc";
108 reg = <0x52004000 0x1000>;
109 clocks = <&rcc FMC_CK>;
110 };
111
112 clk_hsi: clk-hsi {
113 #clock-cells = <0>;
114 compatible = "fixed-clock";
115 clock-frequency = <64000000>;
116 };
117
118 clk_csi: clk-csi {
119 #clock-cells = <0>;
120 compatible = "fixed-clock";
121 clock-frequency = <4000000>;
Patrice Chotardd983a0f2017-09-13 18:00:09 +0200122 };
123 };
124};
125
126&systick {
127 clock-frequency = <250000000>;
128 status = "okay";
129};