blob: e8c6421664626120186cd7a4fbbd2a952ffe7de7 [file] [log] [blame]
Tom Rini53633a82024-02-29 12:33:36 -05001# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2%YAML 1.2
3---
4$id: http://devicetree.org/schemas/timer/renesas,ostm.yaml#
5$schema: http://devicetree.org/meta-schemas/core.yaml#
6
7title: Renesas OS Timer (OSTM)
8
9maintainers:
10 - Chris Brandt <chris.brandt@renesas.com>
11 - Geert Uytterhoeven <geert+renesas@glider.be>
12
13description:
14 The OSTM is a multi-channel 32-bit timer/counter with fixed clock source that
15 can operate in either interval count down timer or free-running compare match
16 mode.
17
18 Channels are independent from each other.
19
20properties:
21 compatible:
22 items:
23 - enum:
24 - renesas,r7s72100-ostm # RZ/A1H
25 - renesas,r7s9210-ostm # RZ/A2M
Tom Rini6bb92fc2024-05-20 09:54:58 -060026 - renesas,r9a07g043-ostm # RZ/G2UL and RZ/Five
Tom Rini53633a82024-02-29 12:33:36 -050027 - renesas,r9a07g044-ostm # RZ/G2{L,LC}
28 - renesas,r9a07g054-ostm # RZ/V2L
Tom Rini762f85b2024-07-20 11:15:10 -060029 - renesas,r9a09g057-ostm # RZ/V2H(P)
Tom Rini53633a82024-02-29 12:33:36 -050030 - const: renesas,ostm # Generic
31
32 reg:
33 maxItems: 1
34
35 interrupts:
36 maxItems: 1
37
38 clocks:
39 maxItems: 1
40
41 power-domains:
42 maxItems: 1
43
44 resets:
45 maxItems: 1
46
47required:
48 - compatible
49 - reg
50 - interrupts
51 - clocks
52 - power-domains
53
54if:
55 properties:
56 compatible:
57 contains:
58 enum:
59 - renesas,r9a07g043-ostm
60 - renesas,r9a07g044-ostm
61 - renesas,r9a07g054-ostm
Tom Rini762f85b2024-07-20 11:15:10 -060062 - renesas,r9a09g057-ostm
Tom Rini53633a82024-02-29 12:33:36 -050063then:
64 required:
65 - resets
66
67additionalProperties: false
68
69examples:
70 - |
71 #include <dt-bindings/clock/r7s72100-clock.h>
72 #include <dt-bindings/interrupt-controller/arm-gic.h>
73 ostm0: timer@fcfec000 {
74 compatible = "renesas,r7s72100-ostm", "renesas,ostm";
75 reg = <0xfcfec000 0x30>;
76 interrupts = <GIC_SPI 102 IRQ_TYPE_EDGE_RISING>;
77 clocks = <&mstp5_clks R7S72100_CLK_OSTM0>;
78 power-domains = <&cpg_clocks>;
79 };