blob: 12bb3a04380ac2e975f18cfe929008e7b80070ae [file] [log] [blame]
Nobuhiro Iwamatsu6c0bbdc2007-09-23 02:31:13 +09001/*
2 * Configuation settings for the Hitachi Solution Engine 7722
3 *
4 * Copyright (C) 2007 Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
5 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02006 * SPDX-License-Identifier: GPL-2.0+
Nobuhiro Iwamatsu6c0bbdc2007-09-23 02:31:13 +09007 */
8
9#ifndef __MS7722SE_H
10#define __MS7722SE_H
11
Nobuhiro Iwamatsu6c0bbdc2007-09-23 02:31:13 +090012#define CONFIG_CPU_SH7722 1
13#define CONFIG_MS7722SE 1
14
Nobuhiro Iwamatsu57837582008-11-17 16:52:09 +090015#define CONFIG_CMD_JFFS2
Nobuhiro Iwamatsu6c0bbdc2007-09-23 02:31:13 +090016#define CONFIG_CMD_PING
Nobuhiro Iwamatsu6c0bbdc2007-09-23 02:31:13 +090017#define CONFIG_CMD_SDRAM
Nobuhiro Iwamatsu6c0bbdc2007-09-23 02:31:13 +090018
19#define CONFIG_BAUDRATE 115200
20#define CONFIG_BOOTDELAY 3
Wolfgang Denk53677ef2008-05-20 16:00:29 +020021#define CONFIG_BOOTARGS "console=ttySC0,115200 root=1f01"
Nobuhiro Iwamatsu6c0bbdc2007-09-23 02:31:13 +090022
23#define CONFIG_VERSION_VARIABLE
24#undef CONFIG_SHOW_BOOT_PROGRESS
25
26/* SMC9111 */
Ben Warren7194ab82009-10-04 22:37:03 -070027#define CONFIG_SMC91111
Nobuhiro Iwamatsu6c0bbdc2007-09-23 02:31:13 +090028#define CONFIG_SMC91111_BASE (0xB8000000)
29
30/* MEMORY */
31#define MS7722SE_SDRAM_BASE (0x8C000000)
32#define MS7722SE_FLASH_BASE_1 (0xA0000000)
Nobuhiro Iwamatsu6c0bbdc2007-09-23 02:31:13 +090033#define MS7722SE_FLASH_BANK_SIZE (8*1024 * 1024)
34
Nobuhiro Iwamatsu5c1877d2011-01-17 21:07:15 +090035#define CONFIG_SYS_TEXT_BASE 0x8FFC0000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020036#define CONFIG_SYS_LONGHELP /* undef to save memory */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020037#define CONFIG_SYS_CBSIZE 256 /* Buffer size for input from the Console */
38#define CONFIG_SYS_PBSIZE 256 /* Buffer size for Console output */
39#define CONFIG_SYS_MAXARGS 16 /* max args accepted for monitor commands */
40#define CONFIG_SYS_BARGSIZE 512 /* Buffer size for Boot Arguments passed to kernel */
41#define CONFIG_SYS_BAUDRATE_TABLE { 115200 } /* List of legal baudrate settings for this board */
Nobuhiro Iwamatsu6c0bbdc2007-09-23 02:31:13 +090042
43/* SCIF */
Jean-Christophe PLAGNIOL-VILLARD6c58a032008-08-13 01:40:38 +020044#define CONFIG_SCIF_CONSOLE 1
Nobuhiro Iwamatsu6c0bbdc2007-09-23 02:31:13 +090045#define CONFIG_CONS_SCIF0 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020046#undef CONFIG_SYS_CONSOLE_INFO_QUIET /* Suppress display of console information at boot */
47#undef CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE
48#undef CONFIG_SYS_CONSOLE_ENV_OVERWRITE
Nobuhiro Iwamatsu6c0bbdc2007-09-23 02:31:13 +090049
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020050#define CONFIG_SYS_MEMTEST_START (MS7722SE_SDRAM_BASE)
51#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + (60 * 1024 * 1024))
Nobuhiro Iwamatsu6c0bbdc2007-09-23 02:31:13 +090052
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020053#undef CONFIG_SYS_ALT_MEMTEST /* Enable alternate, more extensive, memory test */
54#undef CONFIG_SYS_MEMTEST_SCRATCH /* Scratch address used by the alternate memory test */
Nobuhiro Iwamatsu6c0bbdc2007-09-23 02:31:13 +090055
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020056#undef CONFIG_SYS_LOADS_BAUD_CHANGE /* Enable temporary baudrate change while serial download */
Nobuhiro Iwamatsu6c0bbdc2007-09-23 02:31:13 +090057
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020058#define CONFIG_SYS_SDRAM_BASE (MS7722SE_SDRAM_BASE)
59#define CONFIG_SYS_SDRAM_SIZE (64 * 1024 * 1024) /* maybe more, but if so u-boot doesn't know about it... */
Nobuhiro Iwamatsu6c0bbdc2007-09-23 02:31:13 +090060
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020061#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 4 * 1024 * 1024) /* default load address for scripts ?!? */
Nobuhiro Iwamatsu6c0bbdc2007-09-23 02:31:13 +090062
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020063#define CONFIG_SYS_MONITOR_BASE (MS7722SE_FLASH_BASE_1) /* Address of u-boot image
Wolfgang Denk53677ef2008-05-20 16:00:29 +020064 in Flash (NOT run time address in SDRAM) ?!? */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020065#define CONFIG_SYS_MONITOR_LEN (128 * 1024) /* */
66#define CONFIG_SYS_MALLOC_LEN (256 * 1024) /* Size of DRAM reserved for malloc() use */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020067#define CONFIG_SYS_BOOTMAPSZ (8 * 1024 * 1024)
Nobuhiro Iwamatsu6c0bbdc2007-09-23 02:31:13 +090068
69/* FLASH */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020070#define CONFIG_SYS_FLASH_CFI
Jean-Christophe PLAGNIOL-VILLARD00b18832008-08-13 01:40:42 +020071#define CONFIG_FLASH_CFI_DRIVER
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020072#undef CONFIG_SYS_FLASH_QUIET_TEST
73#define CONFIG_SYS_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */
Nobuhiro Iwamatsu6c0bbdc2007-09-23 02:31:13 +090074
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020075#define CONFIG_SYS_FLASH_BASE (MS7722SE_FLASH_BASE_1) /* Physical start address of Flash memory */
Nobuhiro Iwamatsu6c0bbdc2007-09-23 02:31:13 +090076
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020077#define CONFIG_SYS_MAX_FLASH_SECT 150 /* Max number of sectors on each
Wolfgang Denk53677ef2008-05-20 16:00:29 +020078 Flash chip */
Nobuhiro Iwamatsu6c0bbdc2007-09-23 02:31:13 +090079
80/* if you use all NOR Flash , you change dip-switch. Please see MS7722SE01 Manual. */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020081#define CONFIG_SYS_MAX_FLASH_BANKS 2
82#define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE + (0 * MS7722SE_FLASH_BANK_SIZE), \
83 CONFIG_SYS_FLASH_BASE + (1 * MS7722SE_FLASH_BANK_SIZE), \
Nobuhiro Iwamatsu6c0bbdc2007-09-23 02:31:13 +090084 }
85
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020086#define CONFIG_SYS_FLASH_ERASE_TOUT (3 * 1000) /* Timeout for Flash erase operations (in ms) */
87#define CONFIG_SYS_FLASH_WRITE_TOUT (3 * 1000) /* Timeout for Flash write operations (in ms) */
88#define CONFIG_SYS_FLASH_LOCK_TOUT (3 * 1000) /* Timeout for Flash set sector lock bit operations (in ms) */
89#define CONFIG_SYS_FLASH_UNLOCK_TOUT (3 * 1000) /* Timeout for Flash clear lock bit operations (in ms) */
Nobuhiro Iwamatsu6c0bbdc2007-09-23 02:31:13 +090090
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020091#undef CONFIG_SYS_FLASH_PROTECTION /* Use hardware flash sectors protection instead of U-Boot software protection */
Nobuhiro Iwamatsu6c0bbdc2007-09-23 02:31:13 +090092
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020093#undef CONFIG_SYS_DIRECT_FLASH_TFTP
Nobuhiro Iwamatsu6c0bbdc2007-09-23 02:31:13 +090094
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +020095#define CONFIG_ENV_IS_IN_FLASH
Nobuhiro Iwamatsu6c0bbdc2007-09-23 02:31:13 +090096#define CONFIG_ENV_OVERWRITE 1
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +020097#define CONFIG_ENV_SECT_SIZE (8 * 1024)
98#define CONFIG_ENV_SIZE (CONFIG_ENV_SECT_SIZE)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020099#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + (1 * CONFIG_ENV_SECT_SIZE))
100#define CONFIG_ENV_OFFSET (CONFIG_ENV_ADDR - CONFIG_SYS_FLASH_BASE) /* Offset of env Flash sector relative to CONFIG_SYS_FLASH_BASE */
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200101#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SECT_SIZE)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200102#define CONFIG_ENV_ADDR_REDUND (CONFIG_SYS_FLASH_BASE + (2 * CONFIG_ENV_SECT_SIZE))
Nobuhiro Iwamatsu6c0bbdc2007-09-23 02:31:13 +0900103
104/* Board Clock */
105#define CONFIG_SYS_CLK_FREQ 33333333
Nobuhiro Iwamatsu684a5012013-08-21 16:11:21 +0900106#define CONFIG_SH_TMU_CLK_FREQ CONFIG_SYS_CLK_FREQ
107#define CONFIG_SH_SCIF_CLK_FREQ CONFIG_SYS_CLK_FREQ
Jean-Christophe PLAGNIOL-VILLARDbe45c632009-06-04 12:06:48 +0200108#define CONFIG_SYS_TMU_CLK_DIV (4) /* 4 (default), 16, 64, 256 or 1024 */
Nobuhiro Iwamatsu6c0bbdc2007-09-23 02:31:13 +0900109
110#endif /* __MS7722SE_H */