Gitiles
Code Review Sign In
gerrit.devboardsforandroid.linaro.org / platform / external / u-boot / 76baecf6702bfb6ccf9fb316edc4b6737fa6602c / . / include / dm / uclass-id.h
blob: ae4425d7a57a24202102a3a46ce934b9bbf72b83 [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -0400[diff] [blame]1/* SPDX-License-Identifier: GPL-2.0+ */
Simon Glass6494d702014-02-26 15:59:18 -0700[diff] [blame]2/*
3 * Copyright (c) 2013 Google, Inc
4 *
5 * (C) Copyright 2012
6 * Pavel Herrmann <morpheus.ibis@gmail.com>
Simon Glass6494d702014-02-26 15:59:18 -0700[diff] [blame]7 */
8
9#ifndef _DM_UCLASS_ID_H
10#define _DM_UCLASS_ID_H
11
12/* TODO(sjg@chromium.org): this could be compile-time generated */
13enum uclass_id {
14 /* These are used internally by driver model */
15 UCLASS_ROOT = 0,
16 UCLASS_DEMO,
17 UCLASS_TEST,
18 UCLASS_TEST_FDT,
Simon Glass93f44e82020-12-16 21:20:27 -0700[diff] [blame]19 UCLASS_TEST_FDT_MANUAL,
Simon Glass1ca7e202014-07-23 06:55:18 -0600[diff] [blame]20 UCLASS_TEST_BUS,
Simon Glass98561572017-04-23 20:10:44 -0600[diff] [blame]21 UCLASS_TEST_PROBE,
Mario Sixe8d52912018-03-12 14:53:33 +0100[diff] [blame]22 UCLASS_TEST_DUMMY,
Simon Glassdc12ebb2019-12-29 21:19:25 -0700[diff] [blame]23 UCLASS_TEST_DEVRES,
Simon Glassf50cc952020-04-08 16:57:34 -0600[diff] [blame]24 UCLASS_TEST_ACPI,
Simon Glassc60e1f22014-10-13 23:41:53 -0600[diff] [blame]25 UCLASS_SPI_EMUL, /* sandbox SPI device emulator */
Simon Glassc70c71d2014-12-10 08:55:49 -0700[diff] [blame]26 UCLASS_I2C_EMUL, /* sandbox I2C device emulator */
Simon Glassb7c25b12018-11-18 08:14:33 -0700[diff] [blame]27 UCLASS_I2C_EMUL_PARENT, /* parent for I2C device emulators */
Simon Glass36d0d3b2015-03-05 12:25:28 -0700[diff] [blame]28 UCLASS_PCI_EMUL, /* sandbox PCI device emulator */
Simon Glass9b69ba42019-09-25 08:56:10 -0600[diff] [blame]29 UCLASS_PCI_EMUL_PARENT, /* parent for PCI device emulators */
Simon Glass019808f2015-03-25 12:22:37 -0600[diff] [blame]30 UCLASS_USB_EMUL, /* sandbox USB bus device emulator */
Mario Six9a8bcab2018-08-09 14:51:18 +0200[diff] [blame]31 UCLASS_AXI_EMUL, /* sandbox AXI bus device emulator */
Simon Glass6494d702014-02-26 15:59:18 -0700[diff] [blame]32
Simon Glass3d7cf412015-04-14 21:03:19 -0600[diff] [blame]33 /* U-Boot uclasses start here - in alphabetical order */
Simon Glass6c6d88e2019-12-06 21:41:53 -0700[diff] [blame]34 UCLASS_ACPI_PMC, /* (x86) Power-management controller (PMC) */
Przemyslaw Marczak5decbf52015-10-27 13:08:00 +0100[diff] [blame]35 UCLASS_ADC, /* Analog-to-digital converter */
Simon Glassa2196392016-05-01 11:35:52 -0600[diff] [blame]36 UCLASS_AHCI, /* SATA disk controller */
Simon Glassce6d99a2018-12-10 10:37:33 -0700[diff] [blame]37 UCLASS_AUDIO_CODEC, /* Audio codec with control and data path */
Philipp Tomsich759a99c2018-11-25 19:38:54 +0100[diff] [blame]38 UCLASS_AXI, /* AXI bus */
Simon Glass09d71aa2016-02-29 15:25:55 -0700[diff] [blame]39 UCLASS_BLK, /* Block device */
Philipp Tomsichebb73de2018-11-27 23:00:18 +0100[diff] [blame]40 UCLASS_BOOTCOUNT, /* Bootcount backing store */
Philippe Reynes30d66db2020-07-24 18:19:45 +0200[diff] [blame]41 UCLASS_BUTTON, /* Button */
Dinh Nguyen84b124d2019-04-23 16:55:03 -0500[diff] [blame]42 UCLASS_CACHE, /* Cache controller */
Simon Glassf26c8a82015-06-23 15:39:15 -0600[diff] [blame]43 UCLASS_CLK, /* Clock source, e.g. used by peripherals */
Simon Glass3d7cf412015-04-14 21:03:19 -0600[diff] [blame]44 UCLASS_CPU, /* CPU, typically part of an SoC */
45 UCLASS_CROS_EC, /* Chrome OS EC */
Simon Glass2dcf1432016-01-21 19:45:00 -0700[diff] [blame]46 UCLASS_DISPLAY, /* Display (e.g. DisplayPort, HDMI) */
Yannick Fertré23f965a2019-10-07 15:29:05 +0200[diff] [blame]47 UCLASS_DSI_HOST, /* Display Serial Interface host */
Mugunthan V Na0594ce2016-02-15 15:31:37 +0530[diff] [blame]48 UCLASS_DMA, /* Direct Memory Access */
Heinrich Schuchardt05ef48a2018-01-21 19:29:30 +0100[diff] [blame]49 UCLASS_EFI, /* EFI managed devices */
Simon Glass3d7cf412015-04-14 21:03:19 -0600[diff] [blame]50 UCLASS_ETH, /* Ethernet device */
Ye Li5fe419e2020-05-03 22:41:14 +0800[diff] [blame]51 UCLASS_ETH_PHY, /* Ethernet PHY device */
Philipp Tomsich759a99c2018-11-25 19:38:54 +0100[diff] [blame]52 UCLASS_FIRMWARE, /* Firmware */
Tien Fong Chee62030002018-07-06 16:28:03 +0800[diff] [blame]53 UCLASS_FS_FIRMWARE_LOADER, /* Generic loader */
Simon Glass0040b942014-07-23 06:55:17 -0600[diff] [blame]54 UCLASS_GPIO, /* Bank of general-purpose I/O pins */
Benjamin Gaignard7f84fc62018-11-27 13:49:50 +0100[diff] [blame]55 UCLASS_HWSPINLOCK, /* Hardware semaphores */
Simon Glass3d7cf412015-04-14 21:03:19 -0600[diff] [blame]56 UCLASS_I2C, /* I2C bus */
57 UCLASS_I2C_EEPROM, /* I2C EEPROM device */
58 UCLASS_I2C_GENERIC, /* Generic I2C device */
Simon Glass3d1957f2015-08-03 08:19:21 -0600[diff] [blame]59 UCLASS_I2C_MUX, /* I2C multiplexer */
Simon Glasse96fa6c2018-12-10 10:37:34 -0700[diff] [blame]60 UCLASS_I2S, /* I2S bus */
Bin Meng68e6f222017-09-10 05:12:51 -0700[diff] [blame]61 UCLASS_IDE, /* IDE device */
Simon Glasse76187a2016-01-19 21:32:25 -0700[diff] [blame]62 UCLASS_IRQ, /* Interrupt controller */
Simon Glass34ab37e2015-09-08 11:15:11 -0600[diff] [blame]63 UCLASS_KEYBOARD, /* Keyboard input device */
Simon Glass59171122015-06-23 15:38:45 -0600[diff] [blame]64 UCLASS_LED, /* Light-emitting diode (LED) */
Simon Glass3d7cf412015-04-14 21:03:19 -0600[diff] [blame]65 UCLASS_LPC, /* x86 'low pin count' interface */
Stephen Warren62389352016-05-13 15:50:29 -0600[diff] [blame]66 UCLASS_MAILBOX, /* Mailbox controller */
Simon Glass3d7cf412015-04-14 21:03:19 -0600[diff] [blame]67 UCLASS_MASS_STORAGE, /* Mass storage device */
Alex Margineanc3452b52019-06-03 19:10:30 +0300[diff] [blame]68 UCLASS_MDIO, /* MDIO bus */
Alex Marginean8880edb2019-07-12 10:13:50 +0300[diff] [blame]69 UCLASS_MDIO_MUX, /* MDIO MUX/switch */
Thomas Chou4395e062015-10-07 20:20:51 +0800[diff] [blame]70 UCLASS_MISC, /* Miscellaneous device */
Simon Glasse7ecf7c2015-06-23 15:38:48 -0600[diff] [blame]71 UCLASS_MMC, /* SD / MMC card or chip */
Simon Glass3d7cf412015-04-14 21:03:19 -0600[diff] [blame]72 UCLASS_MOD_EXP, /* RSA Mod Exp device */
Thomas Choud8587992015-11-07 14:20:31 +0800[diff] [blame]73 UCLASS_MTD, /* Memory Technology Device (MTD) device */
Jean-Jacques Hiblot0ad40b22020-10-16 16:16:30 +0530[diff] [blame]74 UCLASS_MUX, /* Multiplexer device */
Jean-Jacques Hiblot07e33712019-07-05 09:33:57 +0200[diff] [blame]75 UCLASS_NOP, /* No-op devices */
Simon Glass55447572016-01-17 16:11:14 -0700[diff] [blame]76 UCLASS_NORTHBRIDGE, /* Intel Northbridge / SDRAM controller */
Zhikang Zhangffab6942017-08-03 02:30:56 -0700[diff] [blame]77 UCLASS_NVME, /* NVM Express device */
Simon Glass5bee27a2019-12-06 21:41:55 -0700[diff] [blame]78 UCLASS_P2SB, /* (x86) Primary-to-Sideband Bus */
Simon Glassf563dc12016-01-21 19:44:58 -0700[diff] [blame]79 UCLASS_PANEL, /* Display panel, such as an LCD */
Simon Glass363bf772016-01-21 19:44:56 -0700[diff] [blame]80 UCLASS_PANEL_BACKLIGHT, /* Backlight controller for panel */
Simon Glass3d7cf412015-04-14 21:03:19 -0600[diff] [blame]81 UCLASS_PCH, /* x86 platform controller hub */
82 UCLASS_PCI, /* PCI bus */
Ramon Fried914026d2019-04-27 11:15:21 +0300[diff] [blame]83 UCLASS_PCI_EP, /* PCI endpoint device */
Simon Glass3d7cf412015-04-14 21:03:19 -0600[diff] [blame]84 UCLASS_PCI_GENERIC, /* Generic PCI bus device */
Jean-Jacques Hiblot72e50162017-04-24 11:51:27 +0200[diff] [blame]85 UCLASS_PHY, /* Physical Layer (PHY) device */
Masahiro Yamadad90a5a32015-08-27 12:44:29 +0900[diff] [blame]86 UCLASS_PINCONFIG, /* Pin configuration node device */
Bin Meng6f0e7a32016-06-22 02:29:47 -0700[diff] [blame]87 UCLASS_PINCTRL, /* Pinctrl (pin muxing/configuration) device */
Simon Glass4e389362015-05-22 15:42:14 -0600[diff] [blame]88 UCLASS_PMIC, /* PMIC I/O device */
Stephen Warren61f5ddc2016-07-13 13:45:31 -0600[diff] [blame]89 UCLASS_POWER_DOMAIN, /* (SoC) Power domains */
Philipp Tomsich759a99c2018-11-25 19:38:54 +0100[diff] [blame]90 UCLASS_PWM, /* Pulse-width modulator */
Simon Glass5fd6bad2016-01-21 19:43:31 -0700[diff] [blame]91 UCLASS_PWRSEQ, /* Power sequence device */
Bin Meng6f0e7a32016-06-22 02:29:47 -0700[diff] [blame]92 UCLASS_RAM, /* RAM controller */
Simon Glass4e389362015-05-22 15:42:14 -0600[diff] [blame]93 UCLASS_REGULATOR, /* Regulator device */
Nishanth Menonddf56bc2015-09-17 15:42:39 -0500[diff] [blame]94 UCLASS_REMOTEPROC, /* Remote Processor device */
Stephen Warren89c1e2d2016-06-17 09:43:58 -0600[diff] [blame]95 UCLASS_RESET, /* Reset controller device */
Sughosh Ganua2487682019-12-28 23:58:27 +0530[diff] [blame]96 UCLASS_RNG, /* Random Number Generator */
Simon Glass3d7cf412015-04-14 21:03:19 -0600[diff] [blame]97 UCLASS_RTC, /* Real time clock device */
Etienne Carriere358599e2020-09-09 18:44:00 +0200[diff] [blame]98 UCLASS_SCMI_AGENT, /* Interface with an SCMI server */
Michal Simeke8a016b2016-09-08 15:06:45 +0200[diff] [blame]99 UCLASS_SCSI, /* SCSI device */
Simon Glass57d92752014-09-04 16:27:26 -0600[diff] [blame]100 UCLASS_SERIAL, /* Serial UART */
Simon Glass25cbb472018-11-18 08:14:32 -0700[diff] [blame]101 UCLASS_SIMPLE_BUS, /* Bus with child devices */
Ramon Fried7b384ec2018-07-02 02:57:55 +0300[diff] [blame]102 UCLASS_SMEM, /* Shared memory interface */
Dave Gerlach6d3b82d2020-07-15 23:39:57 -0500[diff] [blame]103 UCLASS_SOC, /* SOC Device */
Simon Glassd4901892018-12-10 10:37:36 -0700[diff] [blame]104 UCLASS_SOUND, /* Playing simple sounds */
Simon Glassd7af6a42014-10-13 23:41:52 -0600[diff] [blame]105 UCLASS_SPI, /* SPI bus */
Simon Glass4c2dbef2014-10-13 23:42:06 -0600[diff] [blame]106 UCLASS_SPI_FLASH, /* SPI flash */
Simon Glass4e389362015-05-22 15:42:14 -0600[diff] [blame]107 UCLASS_SPI_GENERIC, /* Generic SPI flash target */
Philipp Tomsich759a99c2018-11-25 19:38:54 +0100[diff] [blame]108 UCLASS_SPMI, /* System Power Management Interface bus */
Simon Glass57251282015-06-23 15:38:43 -0600[diff] [blame]109 UCLASS_SYSCON, /* System configuration device */
Simon Glass3a8ee3d2020-11-05 06:32:05 -0700[diff] [blame]110 UCLASS_SYSINFO, /* Device information from hardware */
Stephen Warren11636252016-05-12 12:03:35 -0600[diff] [blame]111 UCLASS_SYSRESET, /* System reset device */
Jens Wiklander9ff4a312018-09-25 16:40:09 +0200[diff] [blame]112 UCLASS_TEE, /* Trusted Execution Environment device */
Ye.Lie3568d22014-11-20 21:14:13 +0800[diff] [blame]113 UCLASS_THERMAL, /* Thermal sensor */
Thomas Chouc8a7ba92015-10-09 13:46:34 +0800[diff] [blame]114 UCLASS_TIMER, /* Timer device */
Simon Glassf255d312015-08-22 18:31:31 -0600[diff] [blame]115 UCLASS_TPM, /* Trusted Platform Module TIS interface */
Faiz Abbas7feafb02019-10-15 18:24:36 +0530[diff] [blame]116 UCLASS_UFS, /* Universal Flash Storage */
Simon Glassde312132015-03-25 12:21:59 -0600[diff] [blame]117 UCLASS_USB, /* USB bus */
Simon Glass449230f2015-03-25 12:22:31 -0600[diff] [blame]118 UCLASS_USB_DEV_GENERIC, /* USB generic device */
Simon Glass3d7cf412015-04-14 21:03:19 -0600[diff] [blame]119 UCLASS_USB_HUB, /* USB hub */
Jean-Jacques Hiblot01311622018-11-29 10:52:46 +0100[diff] [blame]120 UCLASS_USB_GADGET_GENERIC, /* USB generic device */
Simon Glass1acafc72016-01-18 19:52:15 -0700[diff] [blame]121 UCLASS_VIDEO, /* Video or LCD device */
Simon Glass801ab9e2015-07-02 18:16:08 -0600[diff] [blame]122 UCLASS_VIDEO_BRIDGE, /* Video bridge, e.g. DisplayPort to LVDS */
Simon Glass83510762016-01-18 19:52:17 -0700[diff] [blame]123 UCLASS_VIDEO_CONSOLE, /* Text console driver for video device */
Mario Six39a336f2018-09-27 09:19:29 +0200[diff] [blame]124 UCLASS_VIDEO_OSD, /* On-screen display */
Bin Meng8fb49b42018-10-15 02:21:00 -0700[diff] [blame]125 UCLASS_VIRTIO, /* VirtIO transport device */
Maxime Ripardd3e19cf2018-09-18 10:35:24 +0300[diff] [blame]126 UCLASS_W1, /* Dallas 1-Wire bus */
Maxime Ripardc924ee22018-09-18 10:35:27 +0300[diff] [blame]127 UCLASS_W1_EEPROM, /* one-wire EEPROMs */
Chris Packham72384ff2019-02-18 08:48:04 +1300[diff] [blame]128 UCLASS_WDT, /* Watchdog Timer driver */
Anastasiia Lukianenko722bc5b2020-08-06 12:42:55 +0300[diff] [blame]129 UCLASS_PVBLOCK, /* Xen virtual block device */
Simon Glass6494d702014-02-26 15:59:18 -0700[diff] [blame]130
Simon Glass6494d702014-02-26 15:59:18 -0700[diff] [blame]131 UCLASS_COUNT,
132 UCLASS_INVALID = -1,
133};
134
135#endif