blob: 58291706c0d91b044cdaaee362f92a7a206e035e [file] [log] [blame]
wdenkd9fd6ff2002-10-11 08:43:32 +00001/*
2 * (C) Copyright 2002
3 * Kyle Harris, Nexus Technologies, Inc. kharris@nexus-tech.net
4 *
5 * (C) Copyright 2002
6 * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
7 * Marius Groeger <mgroeger@sysgo.de>
8 *
9 * See file CREDITS for list of people who contributed to this
10 * project.
11 *
12 * This program is free software; you can redistribute it and/or
13 * modify it under the terms of the GNU General Public License as
14 * published by the Free Software Foundation; either version 2 of
15 * the License, or (at your option) any later version.
16 *
17 * This program is distributed in the hope that it will be useful,
18 * but WITHOUT ANY WARRANTY; without even the implied warranty of
19 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
20 * GNU General Public License for more details.
21 *
22 * You should have received a copy of the GNU General Public License
23 * along with this program; if not, write to the Free Software
24 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
25 * MA 02111-1307 USA
26 */
27
28#include <common.h>
29
Wolfgang Denkd87080b2006-03-31 18:32:53 +020030DECLARE_GLOBAL_DATA_PTR;
wdenkd9fd6ff2002-10-11 08:43:32 +000031
32/*
33 * Miscelaneous platform dependent initialisations
34 */
35
36int board_init (void)
37{
wdenkd9fd6ff2002-10-11 08:43:32 +000038 /* memory and cpu-speed are setup before relocation */
39 /* so we do _nothing_ here */
40
41 /* arch number of Lubbock-Board */
wdenk731215e2004-10-10 18:41:04 +000042 gd->bd->bi_arch_number = MACH_TYPE_LUBBOCK;
wdenkd9fd6ff2002-10-11 08:43:32 +000043
44 /* adress of boot parameters */
45 gd->bd->bi_boot_params = 0xa0000100;
46
wdenkdb2f721f2003-03-06 00:58:30 +000047 return 0;
wdenkd9fd6ff2002-10-11 08:43:32 +000048}
49
wdenkc837dcb2004-01-20 23:12:12 +000050int board_late_init(void)
wdenk71f95112003-06-15 22:40:42 +000051{
wdenkc837dcb2004-01-20 23:12:12 +000052 setenv("stdout", "serial");
53 setenv("stderr", "serial");
wdenk71f95112003-06-15 22:40:42 +000054 return 0;
55}
56
57
wdenkd9fd6ff2002-10-11 08:43:32 +000058int dram_init (void)
59{
wdenkd9fd6ff2002-10-11 08:43:32 +000060 gd->bd->bi_dram[0].start = PHYS_SDRAM_1;
61 gd->bd->bi_dram[0].size = PHYS_SDRAM_1_SIZE;
62 gd->bd->bi_dram[1].start = PHYS_SDRAM_2;
63 gd->bd->bi_dram[1].size = PHYS_SDRAM_2_SIZE;
64 gd->bd->bi_dram[2].start = PHYS_SDRAM_3;
65 gd->bd->bi_dram[2].size = PHYS_SDRAM_3_SIZE;
66 gd->bd->bi_dram[3].start = PHYS_SDRAM_4;
67 gd->bd->bi_dram[3].size = PHYS_SDRAM_4_SIZE;
wdenkdb2f721f2003-03-06 00:58:30 +000068
wdenkc837dcb2004-01-20 23:12:12 +000069 return 0;
wdenkd9fd6ff2002-10-11 08:43:32 +000070}