blob: 3351acdd7aed4b9715f83b2f3b9d8e78aeee3d86 [file] [log] [blame]
Kumar Gala58e5e9a2008-08-26 15:01:29 -05001/*
York Sun34e026f2014-03-27 17:54:47 -07002 * Copyright 2008-2014 Freescale Semiconductor, Inc.
Kumar Gala58e5e9a2008-08-26 15:01:29 -05003 *
Tom Rini5b8031c2016-01-14 22:05:13 -05004 * SPDX-License-Identifier: GPL-2.0
Kumar Gala58e5e9a2008-08-26 15:01:29 -05005 */
6
7#ifndef FSL_DDR_MAIN_H
8#define FSL_DDR_MAIN_H
9
York Sun34e026f2014-03-27 17:54:47 -070010#include <fsl_ddrc_version.h>
York Sun5614e712013-09-30 09:22:09 -070011#include <fsl_ddr_sdram.h>
12#include <fsl_ddr_dimm_params.h>
Kumar Gala58e5e9a2008-08-26 15:01:29 -050013
York Sun5614e712013-09-30 09:22:09 -070014#include <common_timing_params.h>
Kumar Gala58e5e9a2008-08-26 15:01:29 -050015
York Sun1d71efb2014-08-01 15:51:00 -070016#ifndef CONFIG_SYS_FSL_DDR_MAIN_NUM_CTRLS
17/* All controllers are for main memory */
18#define CONFIG_SYS_FSL_DDR_MAIN_NUM_CTRLS CONFIG_NUM_DDR_CONTROLLERS
19#endif
20
York Sun4e5b1bd2014-02-10 13:59:42 -080021#ifdef CONFIG_SYS_FSL_DDR_LE
22#define ddr_in32(a) in_le32(a)
23#define ddr_out32(a, v) out_le32(a, v)
York Sundda3b612014-12-08 15:30:55 -080024#define ddr_setbits32(a, v) setbits_le32(a, v)
25#define ddr_clrbits32(a, v) clrbits_le32(a, v)
26#define ddr_clrsetbits32(a, clear, set) clrsetbits_le32(a, clear, set)
York Sun4e5b1bd2014-02-10 13:59:42 -080027#else
28#define ddr_in32(a) in_be32(a)
29#define ddr_out32(a, v) out_be32(a, v)
York Sundda3b612014-12-08 15:30:55 -080030#define ddr_setbits32(a, v) setbits_be32(a, v)
31#define ddr_clrbits32(a, v) clrbits_be32(a, v)
32#define ddr_clrsetbits32(a, clear, set) clrsetbits_be32(a, clear, set)
York Sun4e5b1bd2014-02-10 13:59:42 -080033#endif
34
York Sun66869f92015-03-19 09:30:26 -070035u32 fsl_ddr_get_version(unsigned int ctrl_num);
York Sun34e026f2014-03-27 17:54:47 -070036
York Sun1b3e3c42011-06-07 09:42:16 +080037#if defined(CONFIG_DDR_SPD) || defined(CONFIG_SPD_EEPROM)
Kumar Gala58e5e9a2008-08-26 15:01:29 -050038/*
39 * Bind the main DDR setup driver's generic names
40 * to this specific DDR technology.
41 */
42static __inline__ int
York Sun03e664d2015-01-06 13:18:50 -080043compute_dimm_parameters(const unsigned int ctrl_num,
44 const generic_spd_eeprom_t *spd,
Kumar Gala58e5e9a2008-08-26 15:01:29 -050045 dimm_params_t *pdimm,
46 unsigned int dimm_number)
47{
York Sun03e664d2015-01-06 13:18:50 -080048 return ddr_compute_dimm_parameters(ctrl_num, spd, pdimm, dimm_number);
Kumar Gala58e5e9a2008-08-26 15:01:29 -050049}
York Sun1b3e3c42011-06-07 09:42:16 +080050#endif
Kumar Gala58e5e9a2008-08-26 15:01:29 -050051
52/*
53 * Data Structures
54 *
55 * All data structures have to be on the stack
56 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020057#define CONFIG_SYS_NUM_DDR_CTLRS CONFIG_NUM_DDR_CONTROLLERS
58#define CONFIG_SYS_DIMM_SLOTS_PER_CTLR CONFIG_DIMM_SLOTS_PER_CTLR
Kumar Gala58e5e9a2008-08-26 15:01:29 -050059
60typedef struct {
61 generic_spd_eeprom_t
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020062 spd_installed_dimms[CONFIG_SYS_NUM_DDR_CTLRS][CONFIG_SYS_DIMM_SLOTS_PER_CTLR];
Kumar Gala58e5e9a2008-08-26 15:01:29 -050063 struct dimm_params_s
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020064 dimm_params[CONFIG_SYS_NUM_DDR_CTLRS][CONFIG_SYS_DIMM_SLOTS_PER_CTLR];
65 memctl_options_t memctl_opts[CONFIG_SYS_NUM_DDR_CTLRS];
66 common_timing_params_t common_timing_params[CONFIG_SYS_NUM_DDR_CTLRS];
67 fsl_ddr_cfg_regs_t fsl_ddr_config_reg[CONFIG_SYS_NUM_DDR_CTLRS];
York Sun1d71efb2014-08-01 15:51:00 -070068 unsigned int first_ctrl;
69 unsigned int num_ctrls;
70 unsigned long long mem_base;
71 unsigned int dimm_slots_per_ctrl;
72 int (*board_need_mem_reset)(void);
73 void (*board_mem_reset)(void);
74 void (*board_mem_de_reset)(void);
Kumar Gala58e5e9a2008-08-26 15:01:29 -050075} fsl_ddr_info_t;
76
77/* Compute steps */
78#define STEP_GET_SPD (1 << 0)
79#define STEP_COMPUTE_DIMM_PARMS (1 << 1)
80#define STEP_COMPUTE_COMMON_PARMS (1 << 2)
81#define STEP_GATHER_OPTS (1 << 3)
82#define STEP_ASSIGN_ADDRESSES (1 << 4)
83#define STEP_COMPUTE_REGS (1 << 5)
84#define STEP_PROGRAM_REGS (1 << 6)
85#define STEP_ALL 0xFFF
86
York Sun6f5e1dc2011-09-16 13:21:35 -070087unsigned long long
Haiying Wangfc0c2b62010-12-01 10:35:31 -050088fsl_ddr_compute(fsl_ddr_info_t *pinfo, unsigned int start_step,
89 unsigned int size_only);
York Sun6f5e1dc2011-09-16 13:21:35 -070090const char *step_to_string(unsigned int step);
Kumar Gala58e5e9a2008-08-26 15:01:29 -050091
York Sun03e664d2015-01-06 13:18:50 -080092unsigned int compute_fsl_memctl_config_regs(const unsigned int ctrl_num,
93 const memctl_options_t *popts,
Kumar Gala58e5e9a2008-08-26 15:01:29 -050094 fsl_ddr_cfg_regs_t *ddr,
95 const common_timing_params_t *common_dimm,
96 const dimm_params_t *dimm_parameters,
Haiying Wangfc0c2b62010-12-01 10:35:31 -050097 unsigned int dbw_capacity_adjust,
98 unsigned int size_only);
York Sun6f5e1dc2011-09-16 13:21:35 -070099unsigned int compute_lowest_common_dimm_parameters(
York Sun03e664d2015-01-06 13:18:50 -0800100 const unsigned int ctrl_num,
York Sun6f5e1dc2011-09-16 13:21:35 -0700101 const dimm_params_t *dimm_params,
102 common_timing_params_t *outpdimm,
103 unsigned int number_of_dimms);
York Sun56848422015-07-23 14:04:48 -0700104unsigned int populate_memctl_options(const common_timing_params_t *common_dimm,
Kumar Gala58e5e9a2008-08-26 15:01:29 -0500105 memctl_options_t *popts,
Haiying Wangdfb49102008-10-03 12:36:55 -0400106 dimm_params_t *pdimm,
Kumar Gala58e5e9a2008-08-26 15:01:29 -0500107 unsigned int ctrl_num);
York Sun6f5e1dc2011-09-16 13:21:35 -0700108void check_interleaving_options(fsl_ddr_info_t *pinfo);
Kumar Gala58e5e9a2008-08-26 15:01:29 -0500109
York Sun03e664d2015-01-06 13:18:50 -0800110unsigned int mclk_to_picos(const unsigned int ctrl_num, unsigned int mclk);
111unsigned int get_memory_clk_period_ps(const unsigned int ctrl_num);
112unsigned int picos_to_mclk(const unsigned int ctrl_num, unsigned int picos);
York Sun6f5e1dc2011-09-16 13:21:35 -0700113void fsl_ddr_set_lawbar(
114 const common_timing_params_t *memctl_common_params,
115 unsigned int memctl_interleaved,
116 unsigned int ctrl_num);
York Sune32d59a2015-01-06 13:18:55 -0800117void fsl_ddr_sync_memctl_refresh(unsigned int first_ctrl,
118 unsigned int last_ctrl);
York Sun6f5e1dc2011-09-16 13:21:35 -0700119
James Yange8ba6c52013-01-07 14:01:03 +0000120int fsl_ddr_interactive_env_var_exists(void);
121unsigned long long fsl_ddr_interactive(fsl_ddr_info_t *pinfo, int var_is_set);
York Sun6f5e1dc2011-09-16 13:21:35 -0700122void fsl_ddr_get_spd(generic_spd_eeprom_t *ctrl_dimms_spd,
York Sun1d71efb2014-08-01 15:51:00 -0700123 unsigned int ctrl_num, unsigned int dimm_slots_per_ctrl);
York Sun6f5e1dc2011-09-16 13:21:35 -0700124
125int do_reset(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[]);
126unsigned int check_fsl_memctl_config_regs(const fsl_ddr_cfg_regs_t *ddr);
York Sun4e5b1bd2014-02-10 13:59:42 -0800127void board_add_ram_info(int use_default);
York Sun6f5e1dc2011-09-16 13:21:35 -0700128
129/* processor specific function */
130void fsl_ddr_set_memctl_regs(const fsl_ddr_cfg_regs_t *regs,
York Sunc63e1372013-06-25 11:37:48 -0700131 unsigned int ctrl_num, int step);
York Sun61bd2f72015-11-04 09:53:10 -0800132void remove_unused_controllers(fsl_ddr_info_t *info);
York Sun1b3e3c42011-06-07 09:42:16 +0800133
134/* board specific function */
135int fsl_ddr_get_dimm_params(dimm_params_t *pdimm,
136 unsigned int controller_number,
137 unsigned int dimm_number);
York Sunb92557c2015-05-28 14:54:08 +0530138void update_spd_address(unsigned int ctrl_num,
139 unsigned int slot,
140 unsigned int *addr);
Kumar Gala58e5e9a2008-08-26 15:01:29 -0500141#endif