blob: 8a9ec3297fbe5b576f434cf4812d736cf88baf49 [file] [log] [blame]
Michal Simekd5dae852013-04-22 15:43:02 +02001/*
2 * (C) Copyright 2012-2013, Xilinx, Michal Simek
3 *
4 * (C) Copyright 2012
5 * Joe Hershberger <joe.hershberger@ni.com>
6 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02007 * SPDX-License-Identifier: GPL-2.0+
Michal Simekd5dae852013-04-22 15:43:02 +02008 */
9
10#ifndef _ZYNQPL_H_
11#define _ZYNQPL_H_
12
13#include <xilinx.h>
14
Michal Simek14cfc4f2014-03-13 13:07:57 +010015extern struct xilinx_fpga_op zynq_op;
Michal Simekd5dae852013-04-22 15:43:02 +020016
17#define XILINX_ZYNQ_7010 0x2
Michal Simek31993d62013-09-26 16:39:03 +020018#define XILINX_ZYNQ_7015 0x1b
Michal Simekd5dae852013-04-22 15:43:02 +020019#define XILINX_ZYNQ_7020 0x7
20#define XILINX_ZYNQ_7030 0xc
21#define XILINX_ZYNQ_7045 0x11
Michal Simekfd2b10b2013-06-17 13:54:07 +020022#define XILINX_ZYNQ_7100 0x16
Michal Simekd5dae852013-04-22 15:43:02 +020023
24/* Device Image Sizes */
25#define XILINX_XC7Z010_SIZE 16669920/8
Michal Simek31993d62013-09-26 16:39:03 +020026#define XILINX_XC7Z015_SIZE 28085344/8
Michal Simekd5dae852013-04-22 15:43:02 +020027#define XILINX_XC7Z020_SIZE 32364512/8
28#define XILINX_XC7Z030_SIZE 47839328/8
29#define XILINX_XC7Z045_SIZE 106571232/8
Michal Simekfd2b10b2013-06-17 13:54:07 +020030#define XILINX_XC7Z100_SIZE 139330784/8
Michal Simekd5dae852013-04-22 15:43:02 +020031
32/* Descriptor Macros */
33#define XILINX_XC7Z010_DESC(cookie) \
Michal Simek14cfc4f2014-03-13 13:07:57 +010034{ xilinx_zynq, devcfg, XILINX_XC7Z010_SIZE, NULL, cookie, &zynq_op, "7z010" }
Michal Simekd5dae852013-04-22 15:43:02 +020035
Michal Simek31993d62013-09-26 16:39:03 +020036#define XILINX_XC7Z015_DESC(cookie) \
Michal Simek14cfc4f2014-03-13 13:07:57 +010037{ xilinx_zynq, devcfg, XILINX_XC7Z015_SIZE, NULL, cookie, &zynq_op, "7z015" }
Michal Simek31993d62013-09-26 16:39:03 +020038
Michal Simekd5dae852013-04-22 15:43:02 +020039#define XILINX_XC7Z020_DESC(cookie) \
Michal Simek14cfc4f2014-03-13 13:07:57 +010040{ xilinx_zynq, devcfg, XILINX_XC7Z020_SIZE, NULL, cookie, &zynq_op, "7z020" }
Michal Simekd5dae852013-04-22 15:43:02 +020041
42#define XILINX_XC7Z030_DESC(cookie) \
Michal Simek14cfc4f2014-03-13 13:07:57 +010043{ xilinx_zynq, devcfg, XILINX_XC7Z030_SIZE, NULL, cookie, &zynq_op, "7z030" }
Michal Simekd5dae852013-04-22 15:43:02 +020044
45#define XILINX_XC7Z045_DESC(cookie) \
Michal Simek14cfc4f2014-03-13 13:07:57 +010046{ xilinx_zynq, devcfg, XILINX_XC7Z045_SIZE, NULL, cookie, &zynq_op, "7z045" }
Michal Simekd5dae852013-04-22 15:43:02 +020047
Michal Simekfd2b10b2013-06-17 13:54:07 +020048#define XILINX_XC7Z100_DESC(cookie) \
Michal Simek14cfc4f2014-03-13 13:07:57 +010049{ xilinx_zynq, devcfg, XILINX_XC7Z100_SIZE, NULL, cookie, &zynq_op, "7z100" }
Michal Simekfd2b10b2013-06-17 13:54:07 +020050
Michal Simekd5dae852013-04-22 15:43:02 +020051#endif /* _ZYNQPL_H_ */