blob: 2990e1637204980b20494d81126978e2ca7c1a12 [file] [log] [blame]
Fabio Estevam860b32e2011-05-13 03:15:11 +00001/*
2 * Copyright (C) 2011 Freescale Semiconductor, Inc.
3 *
Fabio Estevamc4c596f2011-09-22 08:07:20 +00004 * Configuration settings for the MX53SMD Freescale board.
Fabio Estevam860b32e2011-05-13 03:15:11 +00005 *
Wolfgang Denk3765b3e2013-10-07 13:07:26 +02006 * SPDX-License-Identifier: GPL-2.0+
Fabio Estevam860b32e2011-05-13 03:15:11 +00007 */
8
9#ifndef __CONFIG_H
10#define __CONFIG_H
11
Fabio Estevamc4c596f2011-09-22 08:07:20 +000012#define CONFIG_MACH_TYPE MACH_TYPE_MX53_SMD
13
Fabio Estevam860b32e2011-05-13 03:15:11 +000014#include <asm/arch/imx-regs.h>
15
16#define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
Fabio Estevam860b32e2011-05-13 03:15:11 +000017#define CONFIG_SETUP_MEMORY_TAGS
18#define CONFIG_INITRD_TAG
Fabio Estevamfd622f22013-04-24 14:44:26 +000019#define CONFIG_REVISION_TAG
Fabio Estevam860b32e2011-05-13 03:15:11 +000020
Gong Qianyu18fb0e32015-10-26 19:47:42 +080021#define CONFIG_SYS_FSL_CLK
Fabio Estevam5a416df2014-04-22 15:34:57 -030022
Fabio Estevam860b32e2011-05-13 03:15:11 +000023/* Size of malloc() pool */
24#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 2 * 1024 * 1024)
25
Fabio Estevam860b32e2011-05-13 03:15:11 +000026#define CONFIG_MXC_GPIO
27
28#define CONFIG_MXC_UART
Stefano Babic40f6fff2011-11-22 15:22:39 +010029#define CONFIG_MXC_UART_BASE UART1_BASE
Fabio Estevam860b32e2011-05-13 03:15:11 +000030
31/* I2C Configs */
tremb089d032013-09-21 18:13:36 +020032#define CONFIG_SYS_I2C
33#define CONFIG_SYS_I2C_MXC
Albert ARIBAUD \\(3ADEV\\)03544c62015-09-21 22:43:38 +020034#define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
35#define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
York Sunf8cb1012015-03-20 10:20:40 -070036#define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */
Fabio Estevam860b32e2011-05-13 03:15:11 +000037
38/* MMC Configs */
39#define CONFIG_FSL_ESDHC
40#define CONFIG_SYS_FSL_ESDHC_ADDR 0
41#define CONFIG_SYS_FSL_ESDHC_NUM 1
42
Fabio Estevam860b32e2011-05-13 03:15:11 +000043/* Eth Configs */
44#define CONFIG_HAS_ETH1
Fabio Estevam860b32e2011-05-13 03:15:11 +000045#define CONFIG_MII
Fabio Estevam860b32e2011-05-13 03:15:11 +000046
47#define CONFIG_FEC_MXC
48#define IMX_FEC_BASE FEC_BASE_ADDR
49#define CONFIG_FEC_MXC_PHYADDR 0x1F
50
Fabio Estevam860b32e2011-05-13 03:15:11 +000051/* allow to overwrite serial and ethaddr */
52#define CONFIG_ENV_OVERWRITE
53#define CONFIG_CONS_INDEX 1
Fabio Estevam860b32e2011-05-13 03:15:11 +000054
55/* Command definition */
Fabio Estevam860b32e2011-05-13 03:15:11 +000056
Wolfgang Grandegger28b119e2011-10-17 08:21:56 +000057#define CONFIG_ETHPRIME "FEC0"
Fabio Estevam860b32e2011-05-13 03:15:11 +000058
59#define CONFIG_LOADADDR 0x70800000 /* loadaddr env var */
60#define CONFIG_SYS_TEXT_BASE 0x77800000
61
62#define CONFIG_EXTRA_ENV_SETTINGS \
63 "script=boot.scr\0" \
64 "uimage=uImage\0" \
65 "mmcdev=0\0" \
66 "mmcpart=2\0" \
67 "mmcroot=/dev/mmcblk0p3 rw\0" \
68 "mmcrootfstype=ext3 rootwait\0" \
69 "mmcargs=setenv bootargs console=ttymxc0,${baudrate} " \
70 "root=${mmcroot} " \
71 "rootfstype=${mmcrootfstype}\0" \
72 "loadbootscript=" \
73 "fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \
74 "bootscript=echo Running bootscript from mmc ...; " \
75 "source\0" \
76 "loaduimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${uimage}\0" \
77 "mmcboot=echo Booting from mmc ...; " \
78 "run mmcargs; " \
79 "bootm\0" \
80 "netargs=setenv bootargs console=ttymxc0,${baudrate} " \
81 "root=/dev/nfs " \
82 "ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \
83 "netboot=echo Booting from net ...; " \
84 "run netargs; " \
85 "dhcp ${uimage}; bootm\0" \
86
87#define CONFIG_BOOTCOMMAND \
Andrew Bradford66968112012-10-01 05:06:52 +000088 "mmc dev ${mmcdev}; if mmc rescan; then " \
Fabio Estevam860b32e2011-05-13 03:15:11 +000089 "if run loadbootscript; then " \
90 "run bootscript; " \
91 "else " \
92 "if run loaduimage; then " \
93 "run mmcboot; " \
94 "else run netboot; " \
95 "fi; " \
96 "fi; " \
97 "else run netboot; fi"
98#define CONFIG_ARP_TIMEOUT 200UL
99
100/* Miscellaneous configurable options */
101#define CONFIG_SYS_LONGHELP /* undef to save memory */
Fabio Estevam860b32e2011-05-13 03:15:11 +0000102#define CONFIG_AUTO_COMPLETE
103#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
104
105/* Print Buffer Size */
106#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
107#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
108#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
109
110#define CONFIG_SYS_MEMTEST_START 0x70000000
Fabio Estevam869aed72012-02-09 14:25:10 +0000111#define CONFIG_SYS_MEMTEST_END 0x70010000
Fabio Estevam860b32e2011-05-13 03:15:11 +0000112
113#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
114
Fabio Estevam860b32e2011-05-13 03:15:11 +0000115#define CONFIG_CMDLINE_EDITING
116
Fabio Estevam860b32e2011-05-13 03:15:11 +0000117/* Physical Memory Map */
118#define CONFIG_NR_DRAM_BANKS 2
119#define PHYS_SDRAM_1 CSD0_BASE_ADDR
120#define PHYS_SDRAM_1_SIZE (512 * 1024 * 1024)
121#define PHYS_SDRAM_2 CSD1_BASE_ADDR
122#define PHYS_SDRAM_2_SIZE (512 * 1024 * 1024)
123#define PHYS_SDRAM_SIZE (PHYS_SDRAM_1_SIZE + PHYS_SDRAM_2_SIZE)
124
125#define CONFIG_SYS_SDRAM_BASE (PHYS_SDRAM_1)
126#define CONFIG_SYS_INIT_RAM_ADDR (IRAM_BASE_ADDR)
127#define CONFIG_SYS_INIT_RAM_SIZE (IRAM_SIZE)
128
129#define CONFIG_SYS_INIT_SP_OFFSET \
130 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
131#define CONFIG_SYS_INIT_SP_ADDR \
132 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
133
Masahiro Yamadae856bdc2017-02-11 22:43:54 +0900134/* environment organization */
Fabio Estevam860b32e2011-05-13 03:15:11 +0000135#define CONFIG_ENV_OFFSET (6 * 64 * 1024)
136#define CONFIG_ENV_SIZE (8 * 1024)
Fabio Estevam860b32e2011-05-13 03:15:11 +0000137#define CONFIG_SYS_MMC_ENV_DEV 0
138
Fabio Estevam860b32e2011-05-13 03:15:11 +0000139#endif /* __CONFIG_H */