blob: 0fc089ea3dad371fa0c1610a1601fe26e9a8f72e [file] [log] [blame]
Mark Jonas3313e0e2008-03-10 11:37:10 +01001/*
2 * Configuation settings for MPR2
3 *
4 * Copyright (C) 2008
5 * Mark Jonas <mark.jonas@de.bosch.com>
6 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02007 * SPDX-License-Identifier: GPL-2.0+
Mark Jonas3313e0e2008-03-10 11:37:10 +01008 */
9
10#ifndef __MPR2_H
11#define __MPR2_H
12
13/* Supported commands */
Mark Jonas3313e0e2008-03-10 11:37:10 +010014
15/* Default environment variables */
Joe Hershbergerb3f44c22011-10-13 13:03:48 +000016#define CONFIG_BOOTFILE "/boot/zImage"
Mark Jonas3313e0e2008-03-10 11:37:10 +010017#define CONFIG_LOADADDR 0x8E000000
Mark Jonas3313e0e2008-03-10 11:37:10 +010018
19/* CPU and platform */
Mark Jonas3313e0e2008-03-10 11:37:10 +010020#define CONFIG_CPU_SH7720 1
Mark Jonas3313e0e2008-03-10 11:37:10 +010021
Vladimir Zapolskiy18a40e82016-11-28 00:15:30 +020022#define CONFIG_DISPLAY_BOARDINFO
23
Mark Jonas3313e0e2008-03-10 11:37:10 +010024/* U-Boot internals */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020025#define CONFIG_SYS_LONGHELP /* undef to save memory */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020026#define CONFIG_SYS_BAUDRATE_TABLE { 115200 } /* List of legal baudrate settings for this board */
27#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 32 * 1024 * 1024)
28#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
29#define CONFIG_SYS_MONITOR_LEN (128 * 1024)
30#define CONFIG_SYS_MALLOC_LEN (256 * 1024)
Mark Jonas3313e0e2008-03-10 11:37:10 +010031
32/* Memory */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020033#define CONFIG_SYS_SDRAM_BASE 0x8C000000
34#define CONFIG_SYS_SDRAM_SIZE (64 * 1024 * 1024)
35#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
36#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + (60 * 1024 * 1024))
Mark Jonas3313e0e2008-03-10 11:37:10 +010037
38/* Flash */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020039#define CONFIG_SYS_FLASH_CFI
Jean-Christophe PLAGNIOL-VILLARD00b18832008-08-13 01:40:42 +020040#define CONFIG_FLASH_CFI_DRIVER
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020041#define CONFIG_SYS_FLASH_EMPTY_INFO
42#define CONFIG_SYS_FLASH_BASE 0xA0000000
43#define CONFIG_SYS_MAX_FLASH_SECT 256
44#define CONFIG_SYS_MAX_FLASH_BANKS 1
45#define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE }
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +020046#define CONFIG_ENV_SECT_SIZE (128 * 1024)
47#define CONFIG_ENV_SIZE CONFIG_ENV_SECT_SIZE
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020048#define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE + CONFIG_SYS_MONITOR_LEN)
49#define CONFIG_SYS_FLASH_ERASE_TOUT 120000
50#define CONFIG_SYS_FLASH_WRITE_TOUT 500
Mark Jonas3313e0e2008-03-10 11:37:10 +010051
52/* Clocks */
53#define CONFIG_SYS_CLK_FREQ 24000000
Nobuhiro Iwamatsu684a5012013-08-21 16:11:21 +090054#define CONFIG_SH_TMU_CLK_FREQ CONFIG_SYS_CLK_FREQ
55#define CONFIG_SH_SCIF_CLK_FREQ CONFIG_SYS_CLK_FREQ
Jean-Christophe PLAGNIOL-VILLARDbe45c632009-06-04 12:06:48 +020056#define CONFIG_SYS_TMU_CLK_DIV 4 /* 4 (default), 16, 64, 256 or 1024 */
Mark Jonas3313e0e2008-03-10 11:37:10 +010057
58/* UART */
Mark Jonas3313e0e2008-03-10 11:37:10 +010059#define CONFIG_CONS_SCIF0 1
60
61#endif /* __MPR2_H */