Gitiles
Code Review Sign In
gerrit.devboardsforandroid.linaro.org / platform / external / u-boot / 7ba79f2696f0a6d0905cb080ac2649edc0248809 / . / configs / chromebit_mickey_defconfig
blob: f7beb790d2bf04953b4d2326427eddd9c10d348c [file] [log] [blame]
Simon Glasse70408c2016-11-13 14:22:16 -0700[diff] [blame]1CONFIG_ARM=y
Urja Rannikko7ba79f22019-05-13 13:51:05 +0000[diff] [blame^]2# CONFIG_SPL_USE_ARCH_MEMCPY is not set
Simon Glasse70408c2016-11-13 14:22:16 -0700[diff] [blame]3CONFIG_ARCH_ROCKCHIP=y
Tom Rini278b90c2018-02-03 12:10:38 -0500[diff] [blame]4CONFIG_SYS_TEXT_BASE=0x00100000
Simon Glasse70408c2016-11-13 14:22:16 -0700[diff] [blame]5CONFIG_ROCKCHIP_RK3288=y
Tom Rini8728c972017-03-13 13:48:42 -0400[diff] [blame]6# CONFIG_SPL_MMC_SUPPORT is not set
Simon Glasse70408c2016-11-13 14:22:16 -0700[diff] [blame]7CONFIG_TARGET_CHROMEBIT_MICKEY=y
Tom Rinid168bcb2019-04-29 15:54:04 -0400[diff] [blame]8CONFIG_NR_DRAM_BANKS=1
9CONFIG_SPL_STACK_R_ADDR=0x80000
Tom Rini358b6a22018-06-04 11:57:37 -0400[diff] [blame]10CONFIG_DEBUG_UART_BASE=0xff690000
11CONFIG_DEBUG_UART_CLOCK=24000000
Simon Glasse70408c2016-11-13 14:22:16 -0700[diff] [blame]12CONFIG_SPL_SPI_FLASH_SUPPORT=y
13CONFIG_SPL_SPI_SUPPORT=y
Tom Rinifb82fe32017-06-19 09:47:40 -0400[diff] [blame]14CONFIG_DEBUG_UART=y
Simon Glass37304aa2019-07-20 20:51:14 -0600[diff] [blame]15CONFIG_USE_PREBOOT=y
Klaus Gogera2a50532018-05-25 23:45:05 +0200[diff] [blame]16CONFIG_DEFAULT_FDT_FILE="rk3288-veyron-mickey.dtb"
Simon Glasse70408c2016-11-13 14:22:16 -0700[diff] [blame]17# CONFIG_DISPLAY_CPUINFO is not set
Mario Six78eba692018-03-28 14:38:17 +0200[diff] [blame]18CONFIG_DISPLAY_BOARDINFO_LATE=y
Simon Goldschmidtf89d6132018-09-30 14:31:53 +0200[diff] [blame]19CONFIG_SPL_TEXT_BASE=0xff704000
Urja Rannikko7ba79f22019-05-13 13:51:05 +0000[diff] [blame^]20# CONFIG_SPL_RAW_IMAGE_SUPPORT is not set
Simon Glasse70408c2016-11-13 14:22:16 -0700[diff] [blame]21CONFIG_SPL_STACK_R=y
22CONFIG_SPL_STACK_R_MALLOC_SIMPLE_LEN=0x2000
Urja Rannikko7ba79f22019-05-13 13:51:05 +0000[diff] [blame^]23# CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_SECTOR is not set
24# CONFIG_SPL_CRC32_SUPPORT is not set
25CONFIG_SPL_PAYLOAD="u-boot.img"
Marek Vasut55500432018-04-07 16:05:27 +0200[diff] [blame]26CONFIG_SPL_SPI_LOAD=y
Tom Rini88663122017-08-14 19:58:53 -0400[diff] [blame]27CONFIG_CMD_GPIO=y
Patrick Delaunayb331cd62017-01-27 11:00:42 +0100[diff] [blame]28CONFIG_CMD_GPT=y
Tom Rini88663122017-08-14 19:58:53 -0400[diff] [blame]29CONFIG_CMD_I2C=y
Simon Glasse70408c2016-11-13 14:22:16 -0700[diff] [blame]30CONFIG_CMD_MMC=y
31CONFIG_CMD_SF=y
Simon Glass719d36e2017-08-04 16:34:46 -0600[diff] [blame]32CONFIG_CMD_SF_TEST=y
Tom Rini88663122017-08-14 19:58:53 -0400[diff] [blame]33CONFIG_CMD_SPI=y
Eddie Caic3d098e2017-12-15 08:17:13 +0800[diff] [blame]34CONFIG_CMD_USB=y
Simon Glasse70408c2016-11-13 14:22:16 -0700[diff] [blame]35# CONFIG_CMD_SETEXPR is not set
Simon Glasse70408c2016-11-13 14:22:16 -0700[diff] [blame]36CONFIG_CMD_CACHE=y
37CONFIG_CMD_TIME=y
38CONFIG_CMD_PMIC=y
39CONFIG_CMD_REGULATOR=y
Patrick Delaunayb0cf7332017-01-27 11:00:37 +0100[diff] [blame]40# CONFIG_SPL_DOS_PARTITION is not set
Patrick Delaunaybd42a942017-01-27 11:00:41 +0100[diff] [blame]41# CONFIG_SPL_EFI_PARTITION is not set
Patrick Delaunayb331cd62017-01-27 11:00:42 +0100[diff] [blame]42CONFIG_SPL_PARTITION_UUIDS=y
Simon Glasse70408c2016-11-13 14:22:16 -0700[diff] [blame]43CONFIG_SPL_OF_CONTROL=y
Tom Rini8c5cad02018-09-03 15:26:12 -0400[diff] [blame]44CONFIG_DEFAULT_DEVICE_TREE="rk3288-veyron-mickey"
Simon Glasse70408c2016-11-13 14:22:16 -0700[diff] [blame]45CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
Urja Rannikko7ba79f22019-05-13 13:51:05 +0000[diff] [blame^]46CONFIG_SPL_OF_PLATDATA=y
Simon Glasse70408c2016-11-13 14:22:16 -0700[diff] [blame]47CONFIG_REGMAP=y
48CONFIG_SPL_REGMAP=y
49CONFIG_SYSCON=y
50CONFIG_SPL_SYSCON=y
51# CONFIG_SPL_SIMPLE_BUS is not set
Urja Rannikko7ba79f22019-05-13 13:51:05 +0000[diff] [blame^]52# CONFIG_SPL_BLK is not set
Simon Glasse70408c2016-11-13 14:22:16 -0700[diff] [blame]53CONFIG_CLK=y
54CONFIG_SPL_CLK=y
55CONFIG_ROCKCHIP_GPIO=y
56CONFIG_I2C_CROS_EC_TUNNEL=y
57CONFIG_SYS_I2C_ROCKCHIP=y
58CONFIG_I2C_MUX=y
Masahiro Yamada18780952016-12-07 22:10:25 +0900[diff] [blame]59CONFIG_DM_KEYBOARD=y
Simon Glasse70408c2016-11-13 14:22:16 -0700[diff] [blame]60CONFIG_CROS_EC_KEYB=y
Simon Glasse70408c2016-11-13 14:22:16 -0700[diff] [blame]61CONFIG_CROS_EC=y
62CONFIG_CROS_EC_SPI=y
63CONFIG_PWRSEQ=y
Urja Rannikko7ba79f22019-05-13 13:51:05 +0000[diff] [blame^]64# CONFIG_SPL_DM_MMC is not set
Masahiro Yamada55ed3b42017-01-10 13:32:04 +0900[diff] [blame]65CONFIG_MMC_DW=y
Masahiro Yamadafed44082017-01-10 13:32:03 +0900[diff] [blame]66CONFIG_MMC_DW_ROCKCHIP=y
Vignesh Rea4805d2019-02-05 11:29:10 +0530[diff] [blame]67CONFIG_SPI_FLASH=y
Urja Rannikko7ba79f22019-05-13 13:51:05 +0000[diff] [blame^]68CONFIG_SF_DEFAULT_BUS=2
Patrick Delaunay14453fb2019-02-27 15:20:36 +0100[diff] [blame]69CONFIG_SF_DEFAULT_SPEED=20000000
Urja Rannikko64df5122019-05-13 13:51:03 +0000[diff] [blame]70CONFIG_SPI_FLASH_GIGADEVICE=y
Simon Glasse70408c2016-11-13 14:22:16 -0700[diff] [blame]71CONFIG_PINCTRL=y
Urja Rannikko7ba79f22019-05-13 13:51:05 +0000[diff] [blame^]72CONFIG_PINCONF=y
Simon Glasse70408c2016-11-13 14:22:16 -0700[diff] [blame]73CONFIG_SPL_PINCTRL=y
Urja Rannikko7ba79f22019-05-13 13:51:05 +0000[diff] [blame^]74# CONFIG_SPL_PINMUX is not set
75CONFIG_SPL_PINCONF=y
Simon Glasse70408c2016-11-13 14:22:16 -0700[diff] [blame]76CONFIG_DM_PMIC=y
77# CONFIG_SPL_PMIC_CHILDREN is not set
Jacob Chen453c5a92017-05-02 14:54:52 +0800[diff] [blame]78CONFIG_PMIC_RK8XX=y
Simon Glasse70408c2016-11-13 14:22:16 -0700[diff] [blame]79CONFIG_SPL_DM_REGULATOR=y
80CONFIG_DM_REGULATOR_FIXED=y
Jacob Chen453c5a92017-05-02 14:54:52 +0800[diff] [blame]81CONFIG_REGULATOR_RK8XX=y
Simon Glasse70408c2016-11-13 14:22:16 -0700[diff] [blame]82CONFIG_PWM_ROCKCHIP=y
83CONFIG_RAM=y
84CONFIG_SPL_RAM=y
Simon Glasse70408c2016-11-13 14:22:16 -0700[diff] [blame]85CONFIG_DEBUG_UART_SHIFT=2
Simon Glasse70408c2016-11-13 14:22:16 -0700[diff] [blame]86CONFIG_ROCKCHIP_SPI=y
87CONFIG_SYSRESET=y
Tom Riniecad7052017-08-25 17:50:26 -0400[diff] [blame]88CONFIG_USB=y
Urja Rannikko7ba79f22019-05-13 13:51:05 +0000[diff] [blame^]89# CONFIG_SPL_DM_USB is not set
90CONFIG_USB_DWC2=y
Adam Ford65748642018-01-02 10:39:52 -0600[diff] [blame]91CONFIG_ROCKCHIP_USB2_PHY=y
Simon Glasse70408c2016-11-13 14:22:16 -0700[diff] [blame]92CONFIG_DM_VIDEO=y
Urja Rannikko7ba79f22019-05-13 13:51:05 +0000[diff] [blame^]93# CONFIG_VIDEO_BPP8 is not set
Simon Glasse70408c2016-11-13 14:22:16 -0700[diff] [blame]94CONFIG_DISPLAY=y
95CONFIG_VIDEO_ROCKCHIP=y
eric.gao@rock-chips.comb98f0a32017-04-17 22:24:23 +0800[diff] [blame]96CONFIG_DISPLAY_ROCKCHIP_HDMI=y
Urja Rannikko7ba79f22019-05-13 13:51:05 +0000[diff] [blame^]97CONFIG_SPL_TINY_MEMSET=y
Simon Glasse70408c2016-11-13 14:22:16 -0700[diff] [blame]98CONFIG_CMD_DHRYSTONE=y
99CONFIG_ERRNO_STR=y