Gitiles
Code Review Sign In
gerrit.devboardsforandroid.linaro.org / platform / external / u-boot / 7cf2fa8096414be4161f0dad8515ddf2ad3fc0f4 / . / arch / arm / dts / k3-am654-base-board-u-boot.dtsi
blob: a008af5b4a047d6599ffd659c7721834b42519d0 [file] [log] [blame]
Lokesh Vutla853f7f52018-08-27 15:59:09 +0530[diff] [blame]1// SPDX-License-Identifier: GPL-2.0
2/*
Nishanth Menona94a4072023-11-01 15:56:03 -0500[diff] [blame]3 * Copyright (C) 2018-2021 Texas Instruments Incorporated - https://www.ti.com/
Lokesh Vutla853f7f52018-08-27 15:59:09 +0530[diff] [blame]4 */
5
Neha Malcom Francis77c29cb2023-07-22 00:14:32 +0530[diff] [blame]6#include "k3-am65x-binman.dtsi"
Lokesh Vutlac81e7f82021-06-22 12:04:30 +0530[diff] [blame]7
Bryan Brattlof7cf2fa82023-12-29 11:47:06 -0600[diff] [blame^]8/ {
9 chosen {
10 tick-timer = &mcu_timer0;
11 };
12};
13
14&mcu_timer0 {
15 ti,timer-alwon;
16 clock-frequency = <25000000>;
17 bootph-all;
18};
19
Bryan Brattlofb65ea692023-12-29 11:47:02 -0600[diff] [blame]20&vtt_supply {
21 bootph-pre-ram;
22};
23
24&cbass_main {
25 bootph-pre-ram;
26};
27
28&main_navss {
29 bootph-pre-ram;
30};
31
32&cbass_mcu {
33 bootph-pre-ram;
34};
35
36&mcu_navss {
37 bootph-pre-ram;
38};
39
40&mcu_ringacc {
41 bootph-pre-ram;
42};
43
44&mcu_udmap {
45 bootph-pre-ram;
46};
47
48&wkup_gpio0 {
49 bootph-pre-ram;
50};
51
52&secure_proxy_main {
53 bootph-pre-ram;
54};
55
56&cbass_wakeup {
57 bootph-pre-ram;
58
59 chipid@43000014 {
60 bootph-pre-ram;
61 };
62};
63
64&dmsc {
65 bootph-pre-ram;
66};
67
68&k3_pds {
69 bootph-pre-ram;
70};
71
72&k3_clks {
73 bootph-pre-ram;
74};
75
76&k3_reset {
77 bootph-pre-ram;
78};
79
80&main_uart0 {
81 bootph-pre-ram;
82};
83
84&wkup_vtm0 {
85 bootph-pre-ram;
86};
87
88&wkup_pmx0 {
89 bootph-pre-ram;
90};
91
92&wkup_uart0_pins_default {
93 bootph-pre-ram;
94};
95
96&wkup_vtt_pins_default {
97 bootph-pre-ram;
98};
99
100&mcu_uart0_pins_default {
101 bootph-pre-ram;
102};
103
104&wkup_i2c0_pins_default {
105 bootph-pre-ram;
106};
107
108&mcu_fss0_ospi0_pins_default {
109 bootph-pre-ram;
110};
111
112&main_pmx0 {
113 bootph-pre-ram;
114};
115
116&main_uart0_pins_default {
117 bootph-pre-ram;
118};
119
120&main_mmc0_pins_default {
121 bootph-pre-ram;
122};
123
124&main_mmc1_pins_default {
125 bootph-pre-ram;
126};
127
128&usb0_pins_default {
129 bootph-pre-ram;
130};
131
132&main_pmx1 {
133 bootph-pre-ram;
134};
135
136&sdhci0 {
137 bootph-pre-ram;
138};
139
140&sdhci1 {
141 bootph-pre-ram;
142};
143
144&wkup_i2c0 {
145 bootph-pre-ram;
146};
147
148&vdd_mpu {
149 bootph-pre-ram;
150};
151
152&ospi0 {
153 bootph-pre-ram;
154
155 flash@0 {
156 bootph-pre-ram;
157 };
158};
159
160&dwc3_0 {
161 bootph-pre-ram;
162};
163
164&usb0_phy {
165 bootph-pre-ram;
166};
167
168&usb0 {
169 bootph-pre-ram;
170};
171
172&scm_conf {
173 bootph-pre-ram;
174};
175
176&fss {
177 bootph-pre-ram;
178};
179
Lokesh Vutlac81e7f82021-06-22 12:04:30 +0530[diff] [blame]180&pru0_0 {
181 remoteproc-name = "pru0_0";
182};
183
184&rtu0_0 {
185 remoteproc-name = "rtu0_0";
186};
187
188&tx_pru0_0 {
189 remoteproc-name = "tx_pru0_0";
190};
191
192&pru0_1 {
193 remoteproc-name = "pru0_1";
194};
195
196&rtu0_1 {
197 remoteproc-name = "rtu0_1";
198};
199
200&tx_pru0_1 {
201 remoteproc-name = "tx_pru0_1";
202};
203
204&pru1_0 {
205 remoteproc-name = "pru1_0";
206};
207
208&rtu1_0 {
209 remoteproc-name = "rtu1_0";
210};
211
212&tx_pru1_0 {
213 remoteproc-name = "tx_pru1_0";
214};
215
216&pru1_1 {
217 remoteproc-name = "pru1_1";
218};
219
220&rtu1_1 {
221 remoteproc-name = "rtu1_1";
222};
223
224&tx_pru1_1 {
225 remoteproc-name = "tx_pru1_1";
226};
227
228&pru2_0 {
229 remoteproc-name = "pru2_0";
230};
231
232&rtu2_0 {
233 remoteproc-name = "rtu2_0";
234};
235
236&tx_pru2_0 {
237 remoteproc-name = "tx_pru2_0";
238};
239
240&pru2_1 {
241 remoteproc-name = "pru2_1";
242};
243
244&rtu2_1 {
245 remoteproc-name = "rtu2_1";
246};
247
248&tx_pru2_1 {
249 remoteproc-name = "tx_pru2_1";
250};
Suman Anna31b3d7a2021-07-26 11:22:13 -0500[diff] [blame]251
252&mcu_r5fss0 {
253 ti,cluster-mode = <0>;
254};