blob: c901fe28cb5608874665891ddd1c756aa4e29594 [file] [log] [blame]
Kumar Galae02aea62011-02-09 02:00:08 +00001/*
2 * Copyright 2010-2011 Freescale Semiconductor, Inc.
3 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02004 * SPDX-License-Identifier: GPL-2.0+
Kumar Galae02aea62011-02-09 02:00:08 +00005 */
6
7/*
8 * P3041 DS board configuration file
9 *
10 */
11#define CONFIG_P3041DS
Kumar Galae02aea62011-02-09 02:00:08 +000012#define CONFIG_PPC_P3041
13
Kumar Galac6d33902011-08-31 09:50:13 -050014#define CONFIG_FSL_NGPIXIS /* use common ngPIXIS code */
15
16#define CONFIG_MMC
17#define CONFIG_NAND_FSL_ELBC
Zang Roy-R619119760b272012-11-26 00:05:38 +000018#define CONFIG_FSL_SATA_V2
Kumar Galac6d33902011-08-31 09:50:13 -050019#define CONFIG_PCIE3
Kumar Galae02aea62011-02-09 02:00:08 +000020#define CONFIG_PCIE4
Kumar Gala4d28db82011-10-14 13:28:52 -050021#define CONFIG_SYS_DPAA_RMAN
Kumar Galae02aea62011-02-09 02:00:08 +000022
Timur Tabi11860d82012-10-05 09:48:53 +000023#define CONFIG_SYS_SRIO
24#define CONFIG_SRIO1 /* SRIO port 1 */
25#define CONFIG_SRIO2 /* SRIO port 2 */
Liu Gangc8b28152013-05-07 16:30:46 +080026#define CONFIG_SRIO_PCIE_BOOT_MASTER
Kumar Galae02aea62011-02-09 02:00:08 +000027#define CONFIG_ICS307_REFCLK_HZ 25000000 /* ICS307 ref clk freq */
28
29#include "corenet_ds.h"