blob: 0339de408170d5ad6db5e002f1f3e1cf6a2044e6 [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Nobuhiro Iwamatsu74d9c162009-06-25 16:31:26 +09002/*
3 * Configuation settings for the ESPT-GIGA board
4 *
5 * Copyright (C) 2008 Renesas Solutions Corp.
6 * Copyright (C) 2008 Nobuhiro Iwamatsu <iwamatsu.nobuhiro@renesas.com>
Nobuhiro Iwamatsu74d9c162009-06-25 16:31:26 +09007 */
8
9#ifndef __ESPT_H
10#define __ESPT_H
11
Nobuhiro Iwamatsu74d9c162009-06-25 16:31:26 +090012#define CONFIG_CPU_SH7763 1
Nobuhiro Iwamatsu74d9c162009-06-25 16:31:26 +090013#define __LITTLE_ENDIAN 1
14
Nobuhiro Iwamatsu74d9c162009-06-25 16:31:26 +090015#define CONFIG_ENV_OVERWRITE 1
16
Vladimir Zapolskiy18a40e82016-11-28 00:15:30 +020017#define CONFIG_DISPLAY_BOARDINFO
Nobuhiro Iwamatsu74d9c162009-06-25 16:31:26 +090018#undef CONFIG_SHOW_BOOT_PROGRESS
19
20/* SCIF */
Nobuhiro Iwamatsu74d9c162009-06-25 16:31:26 +090021#define CONFIG_CONS_SCIF0 1
22
Nobuhiro Iwamatsu74d9c162009-06-25 16:31:26 +090023#define CONFIG_SYS_PBSIZE 256 /* Buffer size for Console output */
Nobuhiro Iwamatsu74d9c162009-06-25 16:31:26 +090024#define CONFIG_SYS_BAUDRATE_TABLE { 115200 } /* List of legal baudrate
25 settings for this board */
26
27/* SDRAM */
28#define CONFIG_SYS_SDRAM_BASE (0x8C000000)
29#define CONFIG_SYS_SDRAM_SIZE (64 * 1024 * 1024)
30#define CONFIG_SYS_MEMTEST_START (CONFIG_SYS_SDRAM_BASE)
31#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + (60 * 1024 * 1024))
32
33/* Flash(NOR) S29JL064H */
34#define CONFIG_SYS_FLASH_BASE (0xA0000000)
35#define CONFIG_SYS_FLASH_CFI_WIDTH (FLASH_CFI_16BIT)
36#define CONFIG_SYS_MAX_FLASH_BANKS (1)
37#define CONFIG_SYS_MAX_FLASH_SECT (150)
38
Bin Menga1875592016-02-05 19:30:11 -080039/* U-Boot setting */
Nobuhiro Iwamatsu74d9c162009-06-25 16:31:26 +090040#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 4 * 1024 * 1024)
41#define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_FLASH_BASE)
42#define CONFIG_SYS_MONITOR_LEN (128 * 1024)
43/* Size of DRAM reserved for malloc() use */
44#define CONFIG_SYS_MALLOC_LEN (1024 * 1024)
Nobuhiro Iwamatsu74d9c162009-06-25 16:31:26 +090045#define CONFIG_SYS_BOOTMAPSZ (8 * 1024 * 1024)
46
Nobuhiro Iwamatsu74d9c162009-06-25 16:31:26 +090047#undef CONFIG_SYS_FLASH_QUIET_TEST
48#define CONFIG_SYS_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */
49/* Timeout for Flash erase operations (in ms) */
50#define CONFIG_SYS_FLASH_ERASE_TOUT (3 * 1000)
51/* Timeout for Flash write operations (in ms) */
52#define CONFIG_SYS_FLASH_WRITE_TOUT (3 * 1000)
53/* Timeout for Flash set sector lock bit operations (in ms) */
54#define CONFIG_SYS_FLASH_LOCK_TOUT (3 * 1000)
55/* Timeout for Flash clear lock bit operations (in ms) */
56#define CONFIG_SYS_FLASH_UNLOCK_TOUT (3 * 1000)
57/* Use hardware flash sectors protection instead of U-Boot software protection */
Nobuhiro Iwamatsu74d9c162009-06-25 16:31:26 +090058#undef CONFIG_SYS_DIRECT_FLASH_TFTP
Nobuhiro Iwamatsu74d9c162009-06-25 16:31:26 +090059#define CONFIG_ENV_SECT_SIZE (128 * 1024)
60#define CONFIG_ENV_SIZE (CONFIG_ENV_SECT_SIZE)
61#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + (1 * CONFIG_ENV_SECT_SIZE))
62/* Offset of env Flash sector relative to CONFIG_SYS_FLASH_BASE */
63#define CONFIG_ENV_OFFSET (CONFIG_ENV_ADDR - CONFIG_SYS_FLASH_BASE)
64#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SECT_SIZE)
65#define CONFIG_ENV_ADDR_REDUND (CONFIG_SYS_FLASH_BASE + (2 * CONFIG_ENV_SECT_SIZE))
66
67/* Clock */
68#define CONFIG_SYS_CLK_FREQ 66666666
Nobuhiro Iwamatsu684a5012013-08-21 16:11:21 +090069#define CONFIG_SH_SCIF_CLK_FREQ CONFIG_SYS_CLK_FREQ
Nobuhiro Iwamatsu74d9c162009-06-25 16:31:26 +090070
71/* Ether */
Nobuhiro Iwamatsu74d9c162009-06-25 16:31:26 +090072#define CONFIG_SH_ETHER_USE_PORT (1)
73#define CONFIG_SH_ETHER_PHY_ADDR (0x00)
Yoshihiro Shimoda25a028b2011-10-31 10:44:19 +090074#define CONFIG_BITBANGMII
75#define CONFIG_BITBANGMII_MULTI
Nobuhiro Iwamatsua80a6612012-05-16 10:23:21 +090076#define CONFIG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_MII
Nobuhiro Iwamatsu74d9c162009-06-25 16:31:26 +090077
78#endif /* __SH7763RDP_H */