Gitiles
Code Review Sign In
gerrit.devboardsforandroid.linaro.org / platform / external / u-boot / 8099e3db6092ab122bdd50272e9fb4a2a931c327 / . / include / configs / hsdk.h
blob: 7735cc172080eeed852f279dbf6c4d048823bada [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -0400[diff] [blame]1/* SPDX-License-Identifier: GPL-2.0+ */
Alexey Brodkin67482f52016-11-25 16:23:43 +0300[diff] [blame]2/*
3 * Copyright (C) 2017 Synopsys, Inc. All rights reserved.
Alexey Brodkin67482f52016-11-25 16:23:43 +0300[diff] [blame]4 */
5
6#ifndef _CONFIG_HSDK_H_
7#define _CONFIG_HSDK_H_
8
9#include <linux/sizes.h>
10
11/*
12 * CPU configuration
13 */
Eugeniy Paltsevada8aff2018-03-26 15:57:37 +0300[diff] [blame]14#define NR_CPUS 4
Alexey Brodkin67482f52016-11-25 16:23:43 +0300[diff] [blame]15#define ARC_PERIPHERAL_BASE 0xF0000000
16#define ARC_DWMMC_BASE (ARC_PERIPHERAL_BASE + 0xA000)
17#define ARC_DWGMAC_BASE (ARC_PERIPHERAL_BASE + 0x18000)
18
19/*
20 * Memory configuration
21 */
22#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
23
24#define CONFIG_SYS_DDR_SDRAM_BASE 0x80000000
25#define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE
26#define CONFIG_SYS_SDRAM_SIZE SZ_1G
27
28#define CONFIG_SYS_INIT_SP_ADDR \
29 (CONFIG_SYS_SDRAM_BASE + 0x1000 - GENERATED_GBL_DATA_SIZE)
30
31#define CONFIG_SYS_MALLOC_LEN SZ_2M
Alexey Brodkin8f44e1e2018-01-19 16:13:51 +0300[diff] [blame]32#define CONFIG_SYS_BOOTM_LEN SZ_128M
Alexey Brodkin67482f52016-11-25 16:23:43 +0300[diff] [blame]33#define CONFIG_SYS_LOAD_ADDR 0x82000000
34
35/*
Alexey Brodkin67482f52016-11-25 16:23:43 +0300[diff] [blame]36 * UART configuration
37 */
Alexey Brodkin67482f52016-11-25 16:23:43 +0300[diff] [blame]38#define CONFIG_SYS_NS16550_SERIAL
39#define CONFIG_SYS_NS16550_CLK 33330000
40#define CONFIG_SYS_NS16550_MEM32
41
42/*
43 * Ethernet PHY configuration
44 */
Alexey Brodkin67482f52016-11-25 16:23:43 +0300[diff] [blame]45
46/*
47 * USB 1.1 configuration
48 */
49#define CONFIG_USB_OHCI_NEW
50#define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 1
51
52/*
53 * Environment settings
54 */
Eugeniy Paltsevada8aff2018-03-26 15:57:37 +0300[diff] [blame]55#define CONFIG_EXTRA_ENV_SETTINGS \
Eugeniy Paltsev9ddcfef2018-06-04 14:52:32 +0300[diff] [blame]56 "upgrade=if mmc rescan && " \
57 "fatload mmc 0:1 ${loadaddr} u-boot-update.scr && " \
58 "iminfo ${loadaddr} && source ${loadaddr}; then; else echo " \
59 "\"Fail to upgrade.\n" \
60 "Do you have u-boot-update.scr and u-boot.head on first (FAT) SD card partition?\"" \
61 "; fi\0" \
Eugeniy Paltsevada8aff2018-03-26 15:57:37 +0300[diff] [blame]62 "core_dccm_0=0x10\0" \
63 "core_dccm_1=0x6\0" \
64 "core_dccm_2=0x10\0" \
65 "core_dccm_3=0x6\0" \
66 "core_iccm_0=0x10\0" \
67 "core_iccm_1=0x6\0" \
68 "core_iccm_2=0x10\0" \
69 "core_iccm_3=0x6\0" \
70 "core_mask=0xF\0" \
71 "dcache_ena=0x1\0" \
72 "icache_ena=0x1\0" \
73 "non_volatile_limit=0xE\0" \
74 "hsdk_hs34=setenv core_mask 0x2; setenv icache_ena 0x0; \
75setenv dcache_ena 0x0; setenv core_iccm_1 0x7; \
76setenv core_dccm_1 0x8; setenv non_volatile_limit 0x0;\0" \
77 "hsdk_hs36=setenv core_mask 0x1; setenv icache_ena 0x1; \
78setenv dcache_ena 0x1; setenv core_iccm_0 0x10; \
79setenv core_dccm_0 0x10; setenv non_volatile_limit 0xE;\0" \
80 "hsdk_hs36_ccm=setenv core_mask 0x2; setenv icache_ena 0x1; \
81setenv dcache_ena 0x1; setenv core_iccm_1 0x7; \
82setenv core_dccm_1 0x8; setenv non_volatile_limit 0xE;\0" \
83 "hsdk_hs38=setenv core_mask 0x1; setenv icache_ena 0x1; \
84setenv dcache_ena 0x1; setenv core_iccm_0 0x10; \
85setenv core_dccm_0 0x10; setenv non_volatile_limit 0xE;\0" \
86 "hsdk_hs38_ccm=setenv core_mask 0x2; setenv icache_ena 0x1; \
87setenv dcache_ena 0x1; setenv core_iccm_1 0x7; \
88setenv core_dccm_1 0x8; setenv non_volatile_limit 0xE;\0" \
89 "hsdk_hs38x2=setenv core_mask 0x3; setenv icache_ena 0x1; \
90setenv dcache_ena 0x1; setenv core_iccm_0 0x10; \
91setenv core_dccm_0 0x10; setenv non_volatile_limit 0xE; \
92setenv core_iccm_1 0x6; setenv core_dccm_1 0x6;\0" \
93 "hsdk_hs38x3=setenv core_mask 0x7; setenv icache_ena 0x1; \
94setenv dcache_ena 0x1; setenv core_iccm_0 0x10; \
95setenv core_dccm_0 0x10; setenv non_volatile_limit 0xE; \
96setenv core_iccm_1 0x6; setenv core_dccm_1 0x6; \
97setenv core_iccm_2 0x10; setenv core_dccm_2 0x10;\0" \
98 "hsdk_hs38x4=setenv core_mask 0xF; setenv icache_ena 0x1; \
99setenv dcache_ena 0x1; setenv core_iccm_0 0x10; \
100setenv core_dccm_0 0x10; setenv non_volatile_limit 0xE; \
101setenv core_iccm_1 0x6; setenv core_dccm_1 0x6; \
102setenv core_iccm_2 0x10; setenv core_dccm_2 0x10; \
103setenv core_iccm_3 0x6; setenv core_dccm_3 0x6;\0"
104
Alexey Brodkin67482f52016-11-25 16:23:43 +0300[diff] [blame]105/*
106 * Environment configuration
107 */
108#define CONFIG_BOOTFILE "uImage"
Alexey Brodkin67482f52016-11-25 16:23:43 +0300[diff] [blame]109#define CONFIG_LOADADDR CONFIG_SYS_LOAD_ADDR
110
Eugeniy Paltsevada8aff2018-03-26 15:57:37 +0300[diff] [blame]111/* Cli configuration */
112#define CONFIG_SYS_CBSIZE SZ_2K
113
114/*
115 * Callback configuration
116 */
Eugeniy Paltsevada8aff2018-03-26 15:57:37 +0300[diff] [blame]117#define CONFIG_BOARD_LATE_INIT
118
Alexey Brodkin67482f52016-11-25 16:23:43 +0300[diff] [blame]119#endif /* _CONFIG_HSDK_H_ */