blob: 44fd968d3b6ec751c38568ea5eea6ba58c7d3ac1 [file] [log] [blame]
Stefan Roese2bae75a2015-04-25 06:29:56 +02001/*
2 * Copyright (C) 2014 Stefan Roese <sr@denx.de>
3 *
4 * SPDX-License-Identifier: GPL-2.0+
5 */
6
7#ifndef _CONFIG_DB_88F6820_GP_H
8#define _CONFIG_DB_88F6820_GP_H
9
10/*
11 * High Level Configuration Options (easy to change)
12 */
Stefan Roese2bae75a2015-04-25 06:29:56 +020013
Stefan Roese2bae75a2015-04-25 06:29:56 +020014#define CONFIG_DISPLAY_BOARDINFO_LATE
15
Stefan Roese2923c2d2015-08-06 14:27:36 +020016/*
17 * TEXT_BASE needs to be below 16MiB, since this area is scrubbed
18 * for DDR ECC byte filling in the SPL before loading the main
19 * U-Boot into it.
20 */
21#define CONFIG_SYS_TEXT_BASE 0x00800000
Stefan Roese2bae75a2015-04-25 06:29:56 +020022#define CONFIG_SYS_TCLK 250000000 /* 250MHz */
23
24/*
25 * Commands configuration
26 */
Stefan Roese2bae75a2015-04-25 06:29:56 +020027
28/* I2C */
29#define CONFIG_SYS_I2C
30#define CONFIG_SYS_I2C_MVTWSI
31#define CONFIG_I2C_MVTWSI_BASE0 MVEBU_TWSI_BASE
32#define CONFIG_SYS_I2C_SLAVE 0x0
33#define CONFIG_SYS_I2C_SPEED 100000
34
35/* SPI NOR flash default params, used by sf commands */
36#define CONFIG_SF_DEFAULT_SPEED 1000000
37#define CONFIG_SF_DEFAULT_MODE SPI_MODE_3
Stefan Roese2bae75a2015-04-25 06:29:56 +020038
Stefan Roesee80f1e82015-06-29 14:58:11 +020039/*
40 * SDIO/MMC Card Configuration
41 */
Stefan Roesee80f1e82015-06-29 14:58:11 +020042#define CONFIG_SYS_MMC_BASE MVEBU_SDIO_BASE
43
Stefan Roese7cbaff92015-06-29 14:58:14 +020044/*
45 * SATA/SCSI/AHCI configuration
46 */
47#define CONFIG_LIBATA
48#define CONFIG_SCSI_AHCI
49#define CONFIG_SCSI_AHCI_PLAT
50#define CONFIG_SYS_SCSI_MAX_SCSI_ID 2
51#define CONFIG_SYS_SCSI_MAX_LUN 1
52#define CONFIG_SYS_SCSI_MAX_DEVICE (CONFIG_SYS_SCSI_MAX_SCSI_ID * \
53 CONFIG_SYS_SCSI_MAX_LUN)
54
Stefan Roesee80f1e82015-06-29 14:58:11 +020055/* Partition support */
Stefan Roesee80f1e82015-06-29 14:58:11 +020056
57/* Additional FS support/configuration */
58#define CONFIG_SUPPORT_VFAT
59
Stefan Roese59565732015-06-29 14:58:16 +020060/* USB/EHCI configuration */
Stefan Roese59565732015-06-29 14:58:16 +020061#define CONFIG_EHCI_IS_TDI
62
Stefan Roese2bae75a2015-04-25 06:29:56 +020063/* Environment in SPI NOR flash */
Stefan Roese2bae75a2015-04-25 06:29:56 +020064#define CONFIG_ENV_OFFSET (1 << 20) /* 1MiB in */
65#define CONFIG_ENV_SIZE (64 << 10) /* 64KiB */
66#define CONFIG_ENV_SECT_SIZE (256 << 10) /* 256KiB sectors */
67
68#define CONFIG_PHY_MARVELL /* there is a marvell phy */
Stefan Roese2bae75a2015-04-25 06:29:56 +020069#define PHY_ANEG_TIMEOUT 8000 /* PHY needs a longer aneg time */
70
Stefan Roesece2cb1d2015-08-11 12:50:58 +020071/* PCIe support */
Stefan Roese64512232015-11-25 07:37:00 +010072#ifndef CONFIG_SPL_BUILD
Stefan Roesece2cb1d2015-08-11 12:50:58 +020073#define CONFIG_PCI_MVEBU
Stefan Roesece2cb1d2015-08-11 12:50:58 +020074#define CONFIG_PCI_SCAN_SHOW
Stefan Roese64512232015-11-25 07:37:00 +010075#endif
Stefan Roesece2cb1d2015-08-11 12:50:58 +020076
Stefan Roese2bae75a2015-04-25 06:29:56 +020077#define CONFIG_SYS_ALT_MEMTEST
78
Kevin Smith3fd38af2015-05-18 16:09:46 +000079/* Keep device tree and initrd in lower memory so the kernel can access them */
80#define CONFIG_EXTRA_ENV_SETTINGS \
81 "fdt_high=0x10000000\0" \
82 "initrd_high=0x10000000\0"
83
Stefan Roese9e30b312015-03-25 13:35:15 +010084/* SPL */
Stefan Roese7853c502015-07-20 11:20:40 +020085/*
86 * Select the boot device here
87 *
88 * Currently supported are:
89 * SPL_BOOT_SPI_NOR_FLASH - Booting via SPI NOR flash
90 * SPL_BOOT_SDIO_MMC_CARD - Booting via SDIO/MMC card (partition 1)
91 */
92#define SPL_BOOT_SPI_NOR_FLASH 1
93#define SPL_BOOT_SDIO_MMC_CARD 2
94#define CONFIG_SPL_BOOT_DEVICE SPL_BOOT_SPI_NOR_FLASH
95
Stefan Roese9e30b312015-03-25 13:35:15 +010096/* Defines for SPL */
97#define CONFIG_SPL_FRAMEWORK
98#define CONFIG_SPL_SIZE (140 << 10)
99#define CONFIG_SPL_TEXT_BASE 0x40000030
100#define CONFIG_SPL_MAX_SIZE (CONFIG_SPL_SIZE - 0x0030)
101
102#define CONFIG_SPL_BSS_START_ADDR (0x40000000 + CONFIG_SPL_SIZE)
103#define CONFIG_SPL_BSS_MAX_SIZE (16 << 10)
104
Stefan Roese64512232015-11-25 07:37:00 +0100105#ifdef CONFIG_SPL_BUILD
106#define CONFIG_SYS_MALLOC_SIMPLE
107#endif
Stefan Roese9e30b312015-03-25 13:35:15 +0100108
109#define CONFIG_SPL_STACK (0x40000000 + ((192 - 16) << 10))
110#define CONFIG_SPL_BOOTROM_SAVE (CONFIG_SPL_STACK + 4)
111
Stefan Roese7853c502015-07-20 11:20:40 +0200112#if CONFIG_SPL_BOOT_DEVICE == SPL_BOOT_SPI_NOR_FLASH
Stefan Roese9e30b312015-03-25 13:35:15 +0100113/* SPL related SPI defines */
Stefan Roese9e30b312015-03-25 13:35:15 +0100114#define CONFIG_SPL_SPI_LOAD
Stefan Roese09a54c02015-11-20 13:51:57 +0100115#define CONFIG_SYS_SPI_U_BOOT_OFFS 0x24000
Stefan Roese7853c502015-07-20 11:20:40 +0200116#define CONFIG_SYS_U_BOOT_OFFS CONFIG_SYS_SPI_U_BOOT_OFFS
117#endif
118
119#if CONFIG_SPL_BOOT_DEVICE == SPL_BOOT_SDIO_MMC_CARD
120/* SPL related MMC defines */
Stefan Roese7853c502015-07-20 11:20:40 +0200121#define CONFIG_SYS_MMC_U_BOOT_OFFS (160 << 10)
122#define CONFIG_SYS_U_BOOT_OFFS CONFIG_SYS_MMC_U_BOOT_OFFS
Stefan Roese7853c502015-07-20 11:20:40 +0200123#ifdef CONFIG_SPL_BUILD
124#define CONFIG_FIXED_SDHCI_ALIGNED_BUFFER 0x00180000 /* in SDRAM */
125#endif
126#endif
Stefan Roese9e30b312015-03-25 13:35:15 +0100127
Stefan Roese2bae75a2015-04-25 06:29:56 +0200128/*
129 * mv-common.h should be defined after CMD configs since it used them
130 * to enable certain macros
131 */
132#include "mv-common.h"
133
134#endif /* _CONFIG_DB_88F6820_GP_H */