blob: 5db4f52beb68b00da7384618a183bbfcc3f640ce [file] [log] [blame]
wdenk1eaeb582004-06-08 00:22:43 +00001/*
2 * (C) Copyright 2003
3 * Texas Instruments.
4 * Kshitij Gupta <kshitij@ti.com>
5 * Configuation settings for the TI OMAP Innovator board.
6 *
7 * See file CREDITS for list of people who contributed to this
8 * project.
9 *
10 * This program is free software; you can redistribute it and/or
11 * modify it under the terms of the GNU General Public License as
12 * published by the Free Software Foundation; either version 2 of
13 * the License, or (at your option) any later version.
14 *
15 * This program is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18 * GNU General Public License for more details.
19 *
20 * You should have received a copy of the GNU General Public License
21 * along with this program; if not, write to the Free Software
22 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
23 * MA 02111-1307 USA
24 */
25
26#ifndef __CONFIG_H
27#define __CONFIG_H
28
29/*
wdenk1eaeb582004-06-08 00:22:43 +000030 * High Level Configuration Options
31 * (easy to change)
32 */
33#define CONFIG_ARM926EJS 1 /* This is an arm926ejs CPU core */
34#define CONFIG_OMAP 1 /* in a TI OMAP core */
35#define CONFIG_OMAP1610 1 /* 5912 is same as 1610 */
36#define CONFIG_OSK_OMAP5912 1 /* a OSK Board */
37
Stefan Roese6080a0e2006-05-10 10:55:16 +020038#define CONFIG_DISPLAY_CPUINFO 1 /* display cpu info (and speed) */
39#define CONFIG_DISPLAY_BOARDINFO 1 /* display board info */
40
wdenk1eaeb582004-06-08 00:22:43 +000041/* input clock of PLL */
42/* the OMAP5912 OSK has 12MHz input clock */
43#define CONFIG_SYS_CLK_FREQ 12000000
44
45#undef CONFIG_USE_IRQ /* we don't need IRQ/FIQ stuff */
46
47#define CONFIG_MISC_INIT_R
48
49#define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
50#define CONFIG_SETUP_MEMORY_TAGS 1
Stefan Roese6080a0e2006-05-10 10:55:16 +020051#define CONFIG_INITRD_TAG 1 /* Required for ramdisk support */
wdenk1eaeb582004-06-08 00:22:43 +000052
53/*
54 * Size of malloc() pool
55 */
56#define CFG_MALLOC_LEN (CFG_ENV_SIZE + 128*1024)
Stefan Roese6080a0e2006-05-10 10:55:16 +020057#define CFG_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */
wdenk1eaeb582004-06-08 00:22:43 +000058
59/*
60 * Hardware drivers
61 */
62/*
63*/
64#define CONFIG_DRIVER_LAN91C96
65#define CONFIG_LAN91C96_BASE 0x04800300
66#define CONFIG_LAN91C96_EXT_PHY
67
68/*
69 * NS16550 Configuration
70 */
71#define CFG_NS16550
72#define CFG_NS16550_SERIAL
73#define CFG_NS16550_REG_SIZE (-4)
74#define CFG_NS16550_CLK (48000000) /* can be 12M/32Khz or 48Mhz */
75#define CFG_NS16550_COM1 0xfffb0000 /* uart1, bluetooth uart
76 on helen */
77
78/*
79 * select serial console configuration
80 */
81#define CONFIG_SERIAL1 1 /* we use SERIAL 1 on OMAP5912 OSK */
82
83/* allow to overwrite serial and ethaddr */
84#define CONFIG_ENV_OVERWRITE
85#define CONFIG_CONS_INDEX 1
86#define CONFIG_BAUDRATE 115200
87#define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
88
89#define CONFIG_COMMANDS (CONFIG_CMD_DFL | CFG_CMD_DHCP)
90#define CONFIG_BOOTP_MASK CONFIG_BOOTP_DEFAULT
91
92/* this must be included AFTER the definition of CONFIG_COMMANDS (if any) */
93#include <cmd_confdefs.h>
94#include <configs/omap1510.h>
95
96#define CONFIG_BOOTDELAY 3
97#define CONFIG_BOOTARGS "mem=32M console=ttyS0,115200n8 noinitrd \
98 root=/dev/nfs rw nfsroot=157.87.82.48:\
99 /home/mwd/myfs/target ip=dhcp"
100#define CONFIG_NETMASK 255.255.254.0 /* talk on MY local net */
101#define CONFIG_IPADDR 156.117.97.156 /* static IP I currently own */
102#define CONFIG_SERVERIP 156.117.97.139 /* current IP of my dev pc */
103#define CONFIG_BOOTFILE "uImage" /* file to load */
104
105#if (CONFIG_COMMANDS & CFG_CMD_KGDB)
106#define CONFIG_KGDB_BAUDRATE 115200 /* speed to run kgdb serial port */
107#define CONFIG_KGDB_SER_INDEX 1 /* which serial port to use */
108#endif
109
110/*
111 * Miscellaneous configurable options
112 */
113#define CFG_LONGHELP /* undef to save memory */
114#define CFG_PROMPT "OMAP5912 OSK # " /* Monitor Command Prompt */
115#define CFG_CBSIZE 256 /* Console I/O Buffer Size */
116/* Print Buffer Size */
117#define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16)
118#define CFG_MAXARGS 16 /* max number of command args */
119#define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
120
121#define CFG_MEMTEST_START 0x10000000 /* memtest works on */
122#define CFG_MEMTEST_END 0x12000000 /* 32 MB in DRAM */
123
124#undef CFG_CLKS_IN_HZ /* everything, incl board info, in Hz */
125
126#define CFG_LOAD_ADDR 0x10000000 /* default load address */
127
128/* The 1610 has 6 timers, they can be driven by the RefClk (12Mhz) or by
129 * DPLL1. This time is further subdivided by a local divisor.
130 */
131#define CFG_TIMERBASE 0xFFFEC500 /* use timer 1 */
132#define CFG_PVT 7 /* 2^(pvt+1), divide by 256 */
133#define CFG_HZ ((CONFIG_SYS_CLK_FREQ)/(2 << CFG_PVT))
134
135/*-----------------------------------------------------------------------
136 * Stack sizes
137 *
138 * The stack sizes are set up in start.S using the settings below
139 */
140#define CONFIG_STACKSIZE (128*1024) /* regular stack */
141#ifdef CONFIG_USE_IRQ
142#define CONFIG_STACKSIZE_IRQ (4*1024) /* IRQ stack */
143#define CONFIG_STACKSIZE_FIQ (4*1024) /* FIQ stack */
144#endif
145
146/*-----------------------------------------------------------------------
147 * Physical Memory Map
148 */
149#define CONFIG_NR_DRAM_BANKS 1 /* we have 1 bank of DRAM */
Stefan Roese6080a0e2006-05-10 10:55:16 +0200150#define PHYS_SDRAM_1 0x10000000 /* SDRAM Bank #1 */
wdenk1eaeb582004-06-08 00:22:43 +0000151#define PHYS_SDRAM_1_SIZE 0x02000000 /* 32 MB */
152
Stefan Roese6080a0e2006-05-10 10:55:16 +0200153#define PHYS_FLASH_1 0x00000000 /* Flash Bank #1 */
154#define PHYS_FLASH_2 0x01000000 /* Flash Bank #2 */
wdenk1eaeb582004-06-08 00:22:43 +0000155
Stefan Roese6080a0e2006-05-10 10:55:16 +0200156#define CFG_FLASH_BASE PHYS_FLASH_1
157
158#define CFG_MONITOR_BASE CFG_FLASH_BASE /* Monitor at beginning of flash */
wdenk1eaeb582004-06-08 00:22:43 +0000159
160/*-----------------------------------------------------------------------
Stefan Roese6080a0e2006-05-10 10:55:16 +0200161 * FLASH driver setup
wdenk1eaeb582004-06-08 00:22:43 +0000162 */
Stefan Roese6080a0e2006-05-10 10:55:16 +0200163#define CFG_FLASH_CFI 1 /* Flash memory is CFI compliant */
164#define CFG_FLASH_CFI_DRIVER 1 /* Use drivers/cfi_flash.c */
165
166#define CFG_FLASH_BANKS_LIST { PHYS_FLASH_1, PHYS_FLASH_2 }
167
168#define CFG_MAX_FLASH_BANKS 2 /* max number of memory banks */
wdenk1eaeb582004-06-08 00:22:43 +0000169#define PHYS_FLASH_SIZE 0x02000000 /* 32MB */
170#define CFG_MAX_FLASH_SECT (259) /* max number of sectors on one chip */
Stefan Roese6080a0e2006-05-10 10:55:16 +0200171
172#define CFG_FLASH_USE_BUFFER_WRITE 1 /* Use buffered writes (~10x faster) */
173#define CFG_FLASH_PROTECTION 1 /* Use hardware sector protection */
174
175#define CFG_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */
wdenk1eaeb582004-06-08 00:22:43 +0000176
177/* timeout values are in ticks */
178#define CFG_FLASH_ERASE_TOUT (20*CFG_HZ) /* Timeout for Flash Erase */
179#define CFG_FLASH_WRITE_TOUT (20*CFG_HZ) /* Timeout for Flash Write */
180
Stefan Roese6080a0e2006-05-10 10:55:16 +0200181/*-----------------------------------------------------------------------
182 * FLASH and environment organization
183 */
wdenk1eaeb582004-06-08 00:22:43 +0000184#define CFG_ENV_IS_IN_FLASH 1
Stefan Roese6080a0e2006-05-10 10:55:16 +0200185/* addr of environment */
186#define CFG_ENV_ADDR (CFG_FLASH_BASE + 0x020000)
187
wdenk1eaeb582004-06-08 00:22:43 +0000188#define CFG_ENV_SIZE 0x20000 /* Total Size of Environment Sector */
189#define CFG_ENV_OFFSET 0x20000 /* environment starts here */
190
191#endif /* __CONFIG_H */