blob: 04a4239797c5c83750eb349fecba507c181ab4c9 [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001// SPDX-License-Identifier: GPL-2.0+
Shengzhou Liu48c6f322014-11-24 17:11:56 +08002/*
3 * Copyright 2014 Freescale Semiconductor, Inc.
Shengzhou Liu48c6f322014-11-24 17:11:56 +08004 */
5
6#include <common.h>
7#include <asm/fsl_law.h>
8#include <asm/mmu.h>
9
10struct law_entry law_table[] = {
Masahiro Yamadae856bdc2017-02-11 22:43:54 +090011#ifdef CONFIG_MTD_NOR_FLASH
Shengzhou Liu48c6f322014-11-24 17:11:56 +080012 SET_LAW(CONFIG_SYS_FLASH_BASE_PHYS, LAW_SIZE_256M, LAW_TRGT_IF_IFC),
13#endif
14#ifdef CONFIG_SYS_BMAN_MEM_PHYS
15 SET_LAW(CONFIG_SYS_BMAN_MEM_PHYS, LAW_SIZE_32M, LAW_TRGT_IF_BMAN),
16#endif
17#ifdef CONFIG_SYS_QMAN_MEM_PHYS
18 SET_LAW(CONFIG_SYS_QMAN_MEM_PHYS, LAW_SIZE_32M, LAW_TRGT_IF_QMAN),
19#endif
20#ifdef CONFIG_SYS_CPLD_BASE_PHYS
21 SET_LAW(CONFIG_SYS_CPLD_BASE_PHYS, LAW_SIZE_4K, LAW_TRGT_IF_IFC),
22#endif
23#ifdef CONFIG_SYS_DCSRBAR_PHYS
24 SET_LAW(CONFIG_SYS_DCSRBAR_PHYS, LAW_SIZE_4M, LAW_TRGT_IF_DCSR),
25#endif
26#ifdef CONFIG_SYS_NAND_BASE_PHYS
27 SET_LAW(CONFIG_SYS_NAND_BASE_PHYS, LAW_SIZE_64K, LAW_TRGT_IF_IFC),
28#endif
29};
30
31int num_law_entries = ARRAY_SIZE(law_table);