blob: e267cd782e8b1f4d5e9f144ebe6f2a3636c0bde9 [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001// SPDX-License-Identifier: GPL-2.0+
Matt Waddel23b93e12011-04-16 11:54:07 +00002/*
3 * ARM PrimeCell MultiMedia Card Interface - PL180
4 *
5 * Copyright (C) ST-Ericsson SA 2010
6 *
7 * Author: Ulf Hansson <ulf.hansson@stericsson.com>
8 * Author: Martin Lundholm <martin.xa.lundholm@stericsson.com>
9 * Ported to drivers/mmc/ by: Matt Waddel <matt.waddel@linaro.org>
Matt Waddel23b93e12011-04-16 11:54:07 +000010 */
11
12/* #define DEBUG */
13
Matt Waddel23b93e12011-04-16 11:54:07 +000014#include "common.h"
Patrice Chotard5f256fe2017-10-23 10:57:33 +020015#include <clk.h>
Matt Waddel23b93e12011-04-16 11:54:07 +000016#include <errno.h>
Matt Waddel23b93e12011-04-16 11:54:07 +000017#include <malloc.h>
Patrice Chotard3c0dbed2017-10-23 10:57:31 +020018#include <mmc.h>
19
Patrice Chotard3c0dbed2017-10-23 10:57:31 +020020#include <asm/io.h>
Patrice Chotard5829fe22017-10-23 10:57:34 +020021#include <asm-generic/gpio.h>
22
23#include "arm_pl180_mmci.h"
Patrice Chotard3c0dbed2017-10-23 10:57:31 +020024
25#ifdef CONFIG_DM_MMC
26#include <dm.h>
Patrice Chotard3c0dbed2017-10-23 10:57:31 +020027#define MMC_CLOCK_MAX 48000000
28#define MMC_CLOCK_MIN 400000
29
30struct arm_pl180_mmc_plat {
31 struct mmc_config cfg;
32 struct mmc mmc;
33};
34#endif
Matt Waddel23b93e12011-04-16 11:54:07 +000035
Matt Waddel23b93e12011-04-16 11:54:07 +000036static int wait_for_command_end(struct mmc *dev, struct mmc_cmd *cmd)
37{
38 u32 hoststatus, statusmask;
John Rigby10ed93d2012-07-31 08:59:31 +000039 struct pl180_mmc_host *host = dev->priv;
Matt Waddel23b93e12011-04-16 11:54:07 +000040
41 statusmask = SDI_STA_CTIMEOUT | SDI_STA_CCRCFAIL;
42 if ((cmd->resp_type & MMC_RSP_PRESENT))
43 statusmask |= SDI_STA_CMDREND;
44 else
45 statusmask |= SDI_STA_CMDSENT;
46
47 do
48 hoststatus = readl(&host->base->status) & statusmask;
49 while (!hoststatus);
50
51 writel(statusmask, &host->base->status_clear);
52 if (hoststatus & SDI_STA_CTIMEOUT) {
John Rigby10ed93d2012-07-31 08:59:31 +000053 debug("CMD%d time out\n", cmd->cmdidx);
Jaehoon Chung915ffa52016-07-19 16:33:36 +090054 return -ETIMEDOUT;
Matt Waddel23b93e12011-04-16 11:54:07 +000055 } else if ((hoststatus & SDI_STA_CCRCFAIL) &&
Andy Fleming95b01c42012-09-06 15:23:13 -050056 (cmd->resp_type & MMC_RSP_CRC)) {
Matt Waddel23b93e12011-04-16 11:54:07 +000057 printf("CMD%d CRC error\n", cmd->cmdidx);
58 return -EILSEQ;
59 }
60
61 if (cmd->resp_type & MMC_RSP_PRESENT) {
62 cmd->response[0] = readl(&host->base->response0);
63 cmd->response[1] = readl(&host->base->response1);
64 cmd->response[2] = readl(&host->base->response2);
65 cmd->response[3] = readl(&host->base->response3);
66 debug("CMD%d response[0]:0x%08X, response[1]:0x%08X, "
67 "response[2]:0x%08X, response[3]:0x%08X\n",
68 cmd->cmdidx, cmd->response[0], cmd->response[1],
69 cmd->response[2], cmd->response[3]);
70 }
71
72 return 0;
73}
74
75/* send command to the mmc card and wait for results */
76static int do_command(struct mmc *dev, struct mmc_cmd *cmd)
77{
78 int result;
79 u32 sdi_cmd = 0;
John Rigby10ed93d2012-07-31 08:59:31 +000080 struct pl180_mmc_host *host = dev->priv;
Matt Waddel23b93e12011-04-16 11:54:07 +000081
82 sdi_cmd = ((cmd->cmdidx & SDI_CMD_CMDINDEX_MASK) | SDI_CMD_CPSMEN);
83
84 if (cmd->resp_type) {
85 sdi_cmd |= SDI_CMD_WAITRESP;
86 if (cmd->resp_type & MMC_RSP_136)
87 sdi_cmd |= SDI_CMD_LONGRESP;
88 }
89
90 writel((u32)cmd->cmdarg, &host->base->argument);
91 udelay(COMMAND_REG_DELAY);
92 writel(sdi_cmd, &host->base->command);
93 result = wait_for_command_end(dev, cmd);
94
95 /* After CMD2 set RCA to a none zero value. */
96 if ((result == 0) && (cmd->cmdidx == MMC_CMD_ALL_SEND_CID))
97 dev->rca = 10;
98
99 /* After CMD3 open drain is switched off and push pull is used. */
100 if ((result == 0) && (cmd->cmdidx == MMC_CMD_SET_RELATIVE_ADDR)) {
101 u32 sdi_pwr = readl(&host->base->power) & ~SDI_PWR_OPD;
102 writel(sdi_pwr, &host->base->power);
103 }
104
105 return result;
106}
107
108static int read_bytes(struct mmc *dev, u32 *dest, u32 blkcount, u32 blksize)
109{
110 u32 *tempbuff = dest;
Matt Waddel23b93e12011-04-16 11:54:07 +0000111 u64 xfercount = blkcount * blksize;
John Rigby10ed93d2012-07-31 08:59:31 +0000112 struct pl180_mmc_host *host = dev->priv;
Matt Waddel23b93e12011-04-16 11:54:07 +0000113 u32 status, status_err;
114
115 debug("read_bytes: blkcount=%u blksize=%u\n", blkcount, blksize);
116
117 status = readl(&host->base->status);
118 status_err = status & (SDI_STA_DCRCFAIL | SDI_STA_DTIMEOUT |
119 SDI_STA_RXOVERR);
Matt Waddel23b93e12011-04-16 11:54:07 +0000120 while ((!status_err) && (xfercount >= sizeof(u32))) {
121 if (status & SDI_STA_RXDAVL) {
122 *(tempbuff) = readl(&host->base->fifo);
123 tempbuff++;
124 xfercount -= sizeof(u32);
125 }
126 status = readl(&host->base->status);
127 status_err = status & (SDI_STA_DCRCFAIL | SDI_STA_DTIMEOUT |
128 SDI_STA_RXOVERR);
129 }
130
131 status_err = status &
132 (SDI_STA_DCRCFAIL | SDI_STA_DTIMEOUT | SDI_STA_DBCKEND |
133 SDI_STA_RXOVERR);
134 while (!status_err) {
135 status = readl(&host->base->status);
136 status_err = status &
137 (SDI_STA_DCRCFAIL | SDI_STA_DTIMEOUT | SDI_STA_DBCKEND |
138 SDI_STA_RXOVERR);
139 }
140
141 if (status & SDI_STA_DTIMEOUT) {
142 printf("Read data timed out, xfercount: %llu, status: 0x%08X\n",
143 xfercount, status);
144 return -ETIMEDOUT;
145 } else if (status & SDI_STA_DCRCFAIL) {
146 printf("Read data bytes CRC error: 0x%x\n", status);
147 return -EILSEQ;
148 } else if (status & SDI_STA_RXOVERR) {
149 printf("Read data RX overflow error\n");
150 return -EIO;
151 }
152
153 writel(SDI_ICR_MASK, &host->base->status_clear);
154
155 if (xfercount) {
156 printf("Read data error, xfercount: %llu\n", xfercount);
157 return -ENOBUFS;
158 }
159
160 return 0;
161}
162
163static int write_bytes(struct mmc *dev, u32 *src, u32 blkcount, u32 blksize)
164{
165 u32 *tempbuff = src;
166 int i;
167 u64 xfercount = blkcount * blksize;
John Rigby10ed93d2012-07-31 08:59:31 +0000168 struct pl180_mmc_host *host = dev->priv;
Matt Waddel23b93e12011-04-16 11:54:07 +0000169 u32 status, status_err;
170
171 debug("write_bytes: blkcount=%u blksize=%u\n", blkcount, blksize);
172
173 status = readl(&host->base->status);
174 status_err = status & (SDI_STA_DCRCFAIL | SDI_STA_DTIMEOUT);
175 while (!status_err && xfercount) {
176 if (status & SDI_STA_TXFIFOBW) {
177 if (xfercount >= SDI_FIFO_BURST_SIZE * sizeof(u32)) {
178 for (i = 0; i < SDI_FIFO_BURST_SIZE; i++)
179 writel(*(tempbuff + i),
180 &host->base->fifo);
181 tempbuff += SDI_FIFO_BURST_SIZE;
182 xfercount -= SDI_FIFO_BURST_SIZE * sizeof(u32);
183 } else {
184 while (xfercount >= sizeof(u32)) {
185 writel(*(tempbuff), &host->base->fifo);
186 tempbuff++;
187 xfercount -= sizeof(u32);
188 }
189 }
190 }
191 status = readl(&host->base->status);
192 status_err = status & (SDI_STA_DCRCFAIL | SDI_STA_DTIMEOUT);
193 }
194
195 status_err = status &
196 (SDI_STA_DCRCFAIL | SDI_STA_DTIMEOUT | SDI_STA_DBCKEND);
197 while (!status_err) {
198 status = readl(&host->base->status);
199 status_err = status &
200 (SDI_STA_DCRCFAIL | SDI_STA_DTIMEOUT | SDI_STA_DBCKEND);
201 }
202
203 if (status & SDI_STA_DTIMEOUT) {
204 printf("Write data timed out, xfercount:%llu,status:0x%08X\n",
205 xfercount, status);
206 return -ETIMEDOUT;
207 } else if (status & SDI_STA_DCRCFAIL) {
208 printf("Write data CRC error\n");
209 return -EILSEQ;
210 }
211
212 writel(SDI_ICR_MASK, &host->base->status_clear);
213
214 if (xfercount) {
215 printf("Write data error, xfercount:%llu", xfercount);
216 return -ENOBUFS;
217 }
218
219 return 0;
220}
221
222static int do_data_transfer(struct mmc *dev,
223 struct mmc_cmd *cmd,
224 struct mmc_data *data)
225{
226 int error = -ETIMEDOUT;
John Rigby10ed93d2012-07-31 08:59:31 +0000227 struct pl180_mmc_host *host = dev->priv;
Matt Waddel23b93e12011-04-16 11:54:07 +0000228 u32 blksz = 0;
229 u32 data_ctrl = 0;
230 u32 data_len = (u32) (data->blocks * data->blocksize);
231
John Rigby10ed93d2012-07-31 08:59:31 +0000232 if (!host->version2) {
233 blksz = (ffs(data->blocksize) - 1);
234 data_ctrl |= ((blksz << 4) & SDI_DCTRL_DBLKSIZE_MASK);
235 } else {
236 blksz = data->blocksize;
237 data_ctrl |= (blksz << SDI_DCTRL_DBLOCKSIZE_V2_SHIFT);
238 }
239 data_ctrl |= SDI_DCTRL_DTEN | SDI_DCTRL_BUSYMODE;
Matt Waddel23b93e12011-04-16 11:54:07 +0000240
241 writel(SDI_DTIMER_DEFAULT, &host->base->datatimer);
242 writel(data_len, &host->base->datalength);
243 udelay(DATA_REG_DELAY);
244
245 if (data->flags & MMC_DATA_READ) {
246 data_ctrl |= SDI_DCTRL_DTDIR_IN;
247 writel(data_ctrl, &host->base->datactrl);
248
249 error = do_command(dev, cmd);
250 if (error)
251 return error;
252
253 error = read_bytes(dev, (u32 *)data->dest, (u32)data->blocks,
254 (u32)data->blocksize);
255 } else if (data->flags & MMC_DATA_WRITE) {
256 error = do_command(dev, cmd);
257 if (error)
258 return error;
259
260 writel(data_ctrl, &host->base->datactrl);
261 error = write_bytes(dev, (u32 *)data->src, (u32)data->blocks,
John Rigby10ed93d2012-07-31 08:59:31 +0000262 (u32)data->blocksize);
Matt Waddel23b93e12011-04-16 11:54:07 +0000263 }
264
265 return error;
266}
267
268static int host_request(struct mmc *dev,
269 struct mmc_cmd *cmd,
270 struct mmc_data *data)
271{
272 int result;
273
274 if (data)
275 result = do_data_transfer(dev, cmd, data);
276 else
277 result = do_command(dev, cmd);
278
279 return result;
280}
281
Jaehoon Chung07b0b9c2016-12-30 15:30:16 +0900282static int host_set_ios(struct mmc *dev)
Matt Waddel23b93e12011-04-16 11:54:07 +0000283{
John Rigby10ed93d2012-07-31 08:59:31 +0000284 struct pl180_mmc_host *host = dev->priv;
Matt Waddel23b93e12011-04-16 11:54:07 +0000285 u32 sdi_clkcr;
286
287 sdi_clkcr = readl(&host->base->clock);
288
289 /* Ramp up the clock rate */
290 if (dev->clock) {
291 u32 clkdiv = 0;
John Rigby10ed93d2012-07-31 08:59:31 +0000292 u32 tmp_clock;
Matt Waddel23b93e12011-04-16 11:54:07 +0000293
Pantelis Antoniou93bfd612014-03-11 19:34:20 +0200294 if (dev->clock >= dev->cfg->f_max) {
John Rigby10ed93d2012-07-31 08:59:31 +0000295 clkdiv = 0;
Pantelis Antoniou93bfd612014-03-11 19:34:20 +0200296 dev->clock = dev->cfg->f_max;
John Rigby10ed93d2012-07-31 08:59:31 +0000297 } else {
298 clkdiv = (host->clock_in / dev->clock) - 2;
299 }
Matt Waddel23b93e12011-04-16 11:54:07 +0000300
John Rigby10ed93d2012-07-31 08:59:31 +0000301 tmp_clock = host->clock_in / (clkdiv + 2);
302 while (tmp_clock > dev->clock) {
303 clkdiv++;
304 tmp_clock = host->clock_in / (clkdiv + 2);
305 }
Matt Waddel23b93e12011-04-16 11:54:07 +0000306
307 if (clkdiv > SDI_CLKCR_CLKDIV_MASK)
308 clkdiv = SDI_CLKCR_CLKDIV_MASK;
309
John Rigby10ed93d2012-07-31 08:59:31 +0000310 tmp_clock = host->clock_in / (clkdiv + 2);
311 dev->clock = tmp_clock;
Matt Waddel23b93e12011-04-16 11:54:07 +0000312 sdi_clkcr &= ~(SDI_CLKCR_CLKDIV_MASK);
313 sdi_clkcr |= clkdiv;
314 }
315
316 /* Set the bus width */
317 if (dev->bus_width) {
318 u32 buswidth = 0;
319
320 switch (dev->bus_width) {
321 case 1:
322 buswidth |= SDI_CLKCR_WIDBUS_1;
323 break;
324 case 4:
325 buswidth |= SDI_CLKCR_WIDBUS_4;
326 break;
John Rigby10ed93d2012-07-31 08:59:31 +0000327 case 8:
328 buswidth |= SDI_CLKCR_WIDBUS_8;
329 break;
Matt Waddel23b93e12011-04-16 11:54:07 +0000330 default:
John Rigby10ed93d2012-07-31 08:59:31 +0000331 printf("Invalid bus width: %d\n", dev->bus_width);
Matt Waddel23b93e12011-04-16 11:54:07 +0000332 break;
333 }
334 sdi_clkcr &= ~(SDI_CLKCR_WIDBUS_MASK);
335 sdi_clkcr |= buswidth;
336 }
337
338 writel(sdi_clkcr, &host->base->clock);
339 udelay(CLK_CHANGE_DELAY);
Jaehoon Chung07b0b9c2016-12-30 15:30:16 +0900340
341 return 0;
Matt Waddel23b93e12011-04-16 11:54:07 +0000342}
343
Patrice Chotard3c0dbed2017-10-23 10:57:31 +0200344#ifndef CONFIG_DM_MMC
345/* MMC uses open drain drivers in the enumeration phase */
346static int mmc_host_reset(struct mmc *dev)
347{
348 struct pl180_mmc_host *host = dev->priv;
349
350 writel(host->pwr_init, &host->base->power);
351
352 return 0;
353}
354
Pantelis Antoniouab769f22014-02-26 19:28:45 +0200355static const struct mmc_ops arm_pl180_mmci_ops = {
356 .send_cmd = host_request,
357 .set_ios = host_set_ios,
358 .init = mmc_host_reset,
359};
Patrice Chotard3c0dbed2017-10-23 10:57:31 +0200360#endif
Pantelis Antoniouab769f22014-02-26 19:28:45 +0200361
Matt Waddel23b93e12011-04-16 11:54:07 +0000362/*
363 * mmc_host_init - initialize the mmc controller.
364 * Set initial clock and power for mmc slot.
365 * Initialize mmc struct and register with mmc framework.
366 */
Patrice Chotardcb0060e2017-10-23 10:57:30 +0200367int arm_pl180_mmci_init(struct pl180_mmc_host *host, struct mmc **mmc)
Matt Waddel23b93e12011-04-16 11:54:07 +0000368{
Matt Waddel23b93e12011-04-16 11:54:07 +0000369 u32 sdi_u32;
370
John Rigby10ed93d2012-07-31 08:59:31 +0000371 writel(host->pwr_init, &host->base->power);
372 writel(host->clkdiv_init, &host->base->clock);
Matt Waddel23b93e12011-04-16 11:54:07 +0000373 udelay(CLK_CHANGE_DELAY);
374
375 /* Disable mmc interrupts */
376 sdi_u32 = readl(&host->base->mask0) & ~SDI_MASK0_MASK;
377 writel(sdi_u32, &host->base->mask0);
Pantelis Antoniou93bfd612014-03-11 19:34:20 +0200378
379 host->cfg.name = host->name;
Patrice Chotard3c0dbed2017-10-23 10:57:31 +0200380#ifndef CONFIG_DM_MMC
Pantelis Antoniou93bfd612014-03-11 19:34:20 +0200381 host->cfg.ops = &arm_pl180_mmci_ops;
Patrice Chotard3c0dbed2017-10-23 10:57:31 +0200382#endif
Pantelis Antoniou93bfd612014-03-11 19:34:20 +0200383 /* TODO remove the duplicates */
384 host->cfg.host_caps = host->caps;
385 host->cfg.voltages = host->voltages;
386 host->cfg.f_min = host->clock_min;
387 host->cfg.f_max = host->clock_max;
388 if (host->b_max != 0)
389 host->cfg.b_max = host->b_max;
390 else
391 host->cfg.b_max = CONFIG_SYS_MMC_MAX_BLK_COUNT;
392
Patrice Chotardcb0060e2017-10-23 10:57:30 +0200393 *mmc = mmc_create(&host->cfg, host);
394 if (!*mmc)
Pantelis Antoniou93bfd612014-03-11 19:34:20 +0200395 return -1;
396
Patrice Chotardcb0060e2017-10-23 10:57:30 +0200397 debug("registered mmc interface number is:%d\n",
398 (*mmc)->block_dev.devnum);
Matt Waddel23b93e12011-04-16 11:54:07 +0000399
400 return 0;
401}
Patrice Chotard3c0dbed2017-10-23 10:57:31 +0200402
403#ifdef CONFIG_DM_MMC
404static int arm_pl180_mmc_probe(struct udevice *dev)
405{
406 struct arm_pl180_mmc_plat *pdata = dev_get_platdata(dev);
407 struct mmc_uclass_priv *upriv = dev_get_uclass_priv(dev);
408 struct mmc *mmc = &pdata->mmc;
409 struct pl180_mmc_host *host = mmc->priv;
Patrice Chotard5f256fe2017-10-23 10:57:33 +0200410 struct clk clk;
Patrice Chotard9035bb72017-10-23 10:57:32 +0200411 u32 bus_width;
Patrice Chotard3c0dbed2017-10-23 10:57:31 +0200412 int ret;
413
Patrice Chotard5f256fe2017-10-23 10:57:33 +0200414 ret = clk_get_by_index(dev, 0, &clk);
415 if (ret < 0)
416 return ret;
417
418 ret = clk_enable(&clk);
419 if (ret) {
420 dev_err(dev, "failed to enable clock\n");
421 return ret;
422 }
423
Patrice Chotard3c0dbed2017-10-23 10:57:31 +0200424 strcpy(host->name, "MMC");
425 host->pwr_init = INIT_PWR;
426 host->clkdiv_init = SDI_CLKCR_CLKDIV_INIT_V1 | SDI_CLKCR_CLKEN |
427 SDI_CLKCR_HWFC_EN;
428 host->voltages = VOLTAGE_WINDOW_SD;
429 host->caps = 0;
Patrice Chotard5f256fe2017-10-23 10:57:33 +0200430 host->clock_in = clk_get_rate(&clk);
431 host->clock_min = host->clock_in / (2 * (SDI_CLKCR_CLKDIV_INIT_V1 + 1));
Patrice Chotard3c0dbed2017-10-23 10:57:31 +0200432 host->clock_max = dev_read_u32_default(dev, "max-frequency",
433 MMC_CLOCK_MAX);
434 host->version2 = dev_get_driver_data(dev);
Patrice Chotard9035bb72017-10-23 10:57:32 +0200435
Patrice Chotard5829fe22017-10-23 10:57:34 +0200436 gpio_request_by_name(dev, "cd-gpios", 0, &host->cd_gpio, GPIOD_IS_IN);
437
Patrice Chotard9035bb72017-10-23 10:57:32 +0200438 bus_width = dev_read_u32_default(dev, "bus-width", 1);
439 switch (bus_width) {
440 case 8:
441 host->caps |= MMC_MODE_8BIT;
442 /* Hosts capable of 8-bit transfers can also do 4 bits */
443 case 4:
444 host->caps |= MMC_MODE_4BIT;
445 break;
446 case 1:
447 break;
448 default:
449 dev_err(dev, "Invalid bus-width value %u\n", bus_width);
450 }
451
Patrice Chotard3c0dbed2017-10-23 10:57:31 +0200452 ret = arm_pl180_mmci_init(host, &mmc);
453 if (ret) {
454 dev_err(dev, "arm_pl180_mmci init failed\n");
455 return ret;
456 }
457
458 mmc->dev = dev;
459 dev->priv = host;
460 upriv->mmc = mmc;
461
462 return 0;
463}
464
465static int dm_host_request(struct udevice *dev, struct mmc_cmd *cmd,
466 struct mmc_data *data)
467{
468 struct mmc *mmc = mmc_get_mmc_dev(dev);
469
470 return host_request(mmc, cmd, data);
471}
472
473static int dm_host_set_ios(struct udevice *dev)
474{
475 struct mmc *mmc = mmc_get_mmc_dev(dev);
476
477 return host_set_ios(mmc);
478}
479
Patrice Chotard5829fe22017-10-23 10:57:34 +0200480static int dm_mmc_getcd(struct udevice *dev)
481{
482 struct arm_pl180_mmc_plat *pdata = dev_get_platdata(dev);
483 struct mmc *mmc = &pdata->mmc;
484 struct pl180_mmc_host *host = mmc->priv;
485 int value = 1;
486
487 if (dm_gpio_is_valid(&host->cd_gpio)) {
488 value = dm_gpio_get_value(&host->cd_gpio);
489 if (host->cd_inverted)
490 return !value;
491 }
492
493 return value;
494}
495
Patrice Chotard3c0dbed2017-10-23 10:57:31 +0200496static const struct dm_mmc_ops arm_pl180_dm_mmc_ops = {
497 .send_cmd = dm_host_request,
498 .set_ios = dm_host_set_ios,
Patrice Chotard5829fe22017-10-23 10:57:34 +0200499 .get_cd = dm_mmc_getcd,
Patrice Chotard3c0dbed2017-10-23 10:57:31 +0200500};
501
502static int arm_pl180_mmc_ofdata_to_platdata(struct udevice *dev)
503{
504 struct arm_pl180_mmc_plat *pdata = dev_get_platdata(dev);
505 struct mmc *mmc = &pdata->mmc;
506 struct pl180_mmc_host *host = mmc->priv;
507 fdt_addr_t addr;
508
509 addr = devfdt_get_addr(dev);
510 if (addr == FDT_ADDR_T_NONE)
511 return -EINVAL;
512
513 host->base = (void *)addr;
514
515 return 0;
516}
517
518static const struct udevice_id arm_pl180_mmc_match[] = {
519 { .compatible = "st,stm32f4xx-sdio", .data = VERSION1 },
520 { /* sentinel */ }
521};
522
523U_BOOT_DRIVER(arm_pl180_mmc) = {
524 .name = "arm_pl180_mmc",
525 .id = UCLASS_MMC,
526 .of_match = arm_pl180_mmc_match,
527 .ops = &arm_pl180_dm_mmc_ops,
528 .probe = arm_pl180_mmc_probe,
529 .ofdata_to_platdata = arm_pl180_mmc_ofdata_to_platdata,
530 .priv_auto_alloc_size = sizeof(struct pl180_mmc_host),
531 .platdata_auto_alloc_size = sizeof(struct arm_pl180_mmc_plat),
532};
533#endif