Gitiles
Code Review Sign In
gerrit.devboardsforandroid.linaro.org / platform / external / u-boot / 83d290c56fab2d38cd1ab4c4cc7099559c1d5046 / . / include / configs / 3c120_devboard.h
blob: 07a44c88c73dc22cfce8ac8ab513e6fd1240275b [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -0400[diff] [blame^]1/* SPDX-License-Identifier: GPL-2.0+ */
Thomas Chou8cbb0dd2010-04-21 08:40:59 +0800[diff] [blame]2/*
3 * (C) Copyright 2005, Psyent Corporation <www.psyent.com>
4 * Scott McNutt <smcnutt@psyent.com>
5 * (C) Copyright 2010, Thomas Chou <thomas@wytron.com.tw>
Thomas Chou8cbb0dd2010-04-21 08:40:59 +0800[diff] [blame]6 */
7
8#ifndef __CONFIG_H
9#define __CONFIG_H
10
11/*
12 * BOARD/CPU
13 */
Thomas Chou8cbb0dd2010-04-21 08:40:59 +0800[diff] [blame]14
15/*
16 * SERIAL
17 */
Thomas Chou8cbb0dd2010-04-21 08:40:59 +0800[diff] [blame]18
19/*
Thomas Chou6168dc62015-10-23 14:55:36 +0800[diff] [blame]20 * CFI Flash
21 */
Thomas Chou6168dc62015-10-23 14:55:36 +0800[diff] [blame]22#define CONFIG_FLASH_CFI_DRIVER
23#define CONFIG_SYS_CFI_FLASH_STATUS_POLL /* fix amd flash issue */
24#define CONFIG_SYS_FLASH_CFI
25#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE
26#define CONFIG_SYS_FLASH_PROTECTION
Thomas Chouaf54c182015-10-28 15:10:39 +0800[diff] [blame]27#define CONFIG_SYS_MAX_FLASH_BANKS_DETECT 1
Thomas Chou6168dc62015-10-23 14:55:36 +0800[diff] [blame]28#define CONFIG_SYS_MAX_FLASH_SECT 512
29
30/*
Thomas Chouc3c44952015-11-05 16:37:33 +0800[diff] [blame]31 * NET options
Thomas Chou96fa1e42015-10-22 15:29:11 +0800[diff] [blame]32 */
Thomas Chouc3c44952015-11-05 16:37:33 +0800[diff] [blame]33#define CONFIG_SYS_RX_ETH_BUFFER 0
Thomas Choue07eee32015-10-29 16:43:46 +0800[diff] [blame]34#define CONFIG_SYS_FAULT_ECHO_LINK_DOWN
35#define CONFIG_PHY_MARVELL
Thomas Chou96fa1e42015-10-22 15:29:11 +0800[diff] [blame]36
37/*
Thomas Chou8cbb0dd2010-04-21 08:40:59 +0800[diff] [blame]38 * BOOTP options
39 */
40#define CONFIG_BOOTP_BOOTFILESIZE
Thomas Chou8cbb0dd2010-04-21 08:40:59 +0800[diff] [blame]41
42/*
Thomas Chouca1d80c2015-08-26 21:24:35 +0800[diff] [blame]43 * FDT options
Thomas Chou8cbb0dd2010-04-21 08:40:59 +0800[diff] [blame]44 */
Thomas Chou857b9cb2014-08-30 17:45:23 +0800[diff] [blame]45#define CONFIG_LMB
46
Thomas Chou8cbb0dd2010-04-21 08:40:59 +0800[diff] [blame]47/*
Thomas Chou8cbb0dd2010-04-21 08:40:59 +0800[diff] [blame]48 * MEMORY ORGANIZATION
Thomas Chou7dfb0602012-04-23 10:55:02 +0800[diff] [blame]49 * -Monitor at top of sdram.
50 * -The heap is placed below the monitor
51 * -The stack is placed below the heap (&grows down).
Thomas Chou8cbb0dd2010-04-21 08:40:59 +0800[diff] [blame]52 */
Thomas Chou6168dc62015-10-23 14:55:36 +0800[diff] [blame]53#define CONFIG_SYS_SDRAM_BASE 0xD0000000
54#define CONFIG_SYS_SDRAM_SIZE 0x08000000
Thomas Chou744b57b2015-10-27 10:21:06 +0800[diff] [blame]55#define CONFIG_NR_DRAM_BANKS 1
Thomas Chou8cbb0dd2010-04-21 08:40:59 +0800[diff] [blame]56#define CONFIG_MONITOR_IS_IN_RAM
Marek Vasut7ef051e2015-12-15 03:09:23 +0100[diff] [blame]57#define CONFIG_SYS_MONITOR_LEN 0x80000 /* Reserve 512k */
Thomas Chou8cbb0dd2010-04-21 08:40:59 +0800[diff] [blame]58#define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_SDRAM_BASE + \
59 CONFIG_SYS_SDRAM_SIZE - \
60 CONFIG_SYS_MONITOR_LEN)
Thomas Chou2925e2b2015-11-04 13:28:29 +0800[diff] [blame]61#define CONFIG_SYS_MALLOC_LEN 0x20000
Thomas Chou8cbb0dd2010-04-21 08:40:59 +0800[diff] [blame]62
63/*
Marek Vasut2aee06a2015-12-15 03:09:22 +0100[diff] [blame]64 * ENVIRONMENT -- Put environment in sector CONFIG_SYS_MONITOR_LEN above
65 * CONFIG_SYS_RESET_ADDR, since we assume the monitor is stored at the
66 * reset address, no? This will keep the environment in user region
67 * of flash. NOTE: the monitor length must be multiple of sector size
68 * (which is common practice).
69 */
Marek Vasut2aee06a2015-12-15 03:09:22 +0100[diff] [blame]70
71#define CONFIG_ENV_SIZE 0x20000 /* 128k, 1 sector */
72#define CONFIG_ENV_OVERWRITE /* Serial change Ok */
73#define CONFIG_ENV_ADDR (0xe2800000 + CONFIG_SYS_MONITOR_LEN)
74
75/*
Thomas Chou8cbb0dd2010-04-21 08:40:59 +0800[diff] [blame]76 * MISC
77 */
Marek Vasutbc3abe12015-12-15 03:09:24 +0100[diff] [blame]78#define CONFIG_SYS_LOAD_ADDR 0xd4000000 /* Half of RAM */
79#define CONFIG_LOADADDR CONFIG_SYS_LOAD_ADDR
Thomas Chou8cbb0dd2010-04-21 08:40:59 +0800[diff] [blame]80#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
Thomas Chou540bb542015-11-04 13:25:20 +0800[diff] [blame]81#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MONITOR_BASE - \
82 CONFIG_ENV_SIZE - \
83 CONFIG_SYS_MALLOC_LEN - \
84 0x10000)
Thomas Chou8cbb0dd2010-04-21 08:40:59 +0800[diff] [blame]85
Thomas Chou8cbb0dd2010-04-21 08:40:59 +0800[diff] [blame]86#endif /* __CONFIG_H */