blob: 2555e7e8294d85228e135a81c6d7fee63fb86506 [file] [log] [blame]
TsiChungLiew48dbfea2007-07-05 22:39:07 -05001/*
2 * ColdFire Internal Memory Map and Defines
3 *
4 * Copyright (C) 2004-2007 Freescale Semiconductor, Inc.
5 * TsiChung Liew (Tsi-Chung.Liew@freescale.com)
6 *
7 * See file CREDITS for list of people who contributed to this
8 * project.
9 *
10 * This program is free software; you can redistribute it and/or
11 * modify it under the terms of the GNU General Public License as
12 * published by the Free Software Foundation; either version 2 of
13 * the License, or (at your option) any later version.
14 *
15 * This program is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18 * GNU General Public License for more details.
19 *
20 * You should have received a copy of the GNU General Public License
21 * along with this program; if not, write to the Free Software
22 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
23 * MA 02111-1307 USA
24 */
25
26#ifndef __IMMAP_H
27#define __IMMAP_H
Stefan Roesec883f6e2007-07-16 13:11:12 +020028
TsiChungLiew48dbfea2007-07-05 22:39:07 -050029#ifdef CONFIG_M5329
30#include <asm/immap_5329.h>
31#include <asm/m5329.h>
32
33#define CFG_FEC0_IOBASE (MMAP_FEC)
34#define CFG_UART_BASE (MMAP_UART0 + (CFG_UART_PORT * 0x4000))
35#define CFG_MCFRTC_BASE (MMAP_RTC)
36
37/* Timer */
38#ifdef CONFIG_MCFTMR
39#define CFG_UDELAY_BASE (MMAP_DTMR0)
40#define CFG_TMR_BASE (MMAP_DTMR1)
TsiChungLiewab77bc52007-08-15 15:39:17 -050041#define CFG_TMRPND_REG (((volatile int0_t *)(CFG_INTR_BASE))->iprh0)
TsiChungLiew48dbfea2007-07-05 22:39:07 -050042#define CFG_TMRINTR_NO (INT0_HI_DTMR1)
43#define CFG_TMRINTR_MASK (INTC_IPRH_INT33)
TsiChungLiewab77bc52007-08-15 15:39:17 -050044#define CFG_TMRINTR_PEND (CFG_TMRINTR_MASK)
TsiChungLiew48dbfea2007-07-05 22:39:07 -050045#define CFG_TMRINTR_PRI (6)
TsiChungLiew99c03c12007-08-05 03:58:52 -050046#define CFG_TIMER_PRESCALER (((gd->bus_clk / 1000000) - 1) << 8)
TsiChungLiew48dbfea2007-07-05 22:39:07 -050047#endif
48
49#ifdef CONFIG_MCFPIT
50#define CFG_UDELAY_BASE (MMAP_PIT0)
51#define CFG_PIT_BASE (MMAP_PIT1)
52#define CFG_PIT_PRESCALE (6)
53#endif
54
55#define CFG_INTR_BASE (MMAP_INTC0)
56#define CFG_NUM_IRQS (128)
57#endif /* CONFIG_M5329 */
Stefan Roesec883f6e2007-07-16 13:11:12 +020058
TsiChungLiew48dbfea2007-07-05 22:39:07 -050059#endif /* __IMMAP_H */