blob: 7e18537cfb0f52af4fef3dc01e2b0f8db9ebacc8 [file] [log] [blame]
Jean-Christophe PLAGNIOL-VILLARD843a2652009-03-27 23:26:42 +01001/*
2 * [origin: Linux kernel arch/arm/mach-at91/include/mach/at91_wdt.h]
3 *
4 * Copyright (C) 2008 Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>
5 * Copyright (C) 2007 Andrew Victor
6 * Copyright (C) 2007 Atmel Corporation.
7 *
8 * Watchdog Timer (WDT) - System peripherals regsters.
9 * Based on AT91SAM9261 datasheet revision D.
10 *
11 * This program is free software; you can redistribute it and/or modify
12 * it under the terms of the GNU General Public License as published by
13 * the Free Software Foundation; either version 2 of the License, or
14 * (at your option) any later version.
15 */
16
17#ifndef AT91_WDT_H
18#define AT91_WDT_H
19
20#define AT91_WDT_CR (AT91_WDT + 0x00) /* Watchdog Control Register */
21#define AT91_WDT_WDRSTT (1 << 0) /* Restart */
22#define AT91_WDT_KEY (0xa5 << 24) /* KEY Password */
23
24#define AT91_WDT_MR (AT91_WDT + 0x04) /* Watchdog Mode Register */
25#define AT91_WDT_WDV (0xfff << 0) /* Counter Value */
26#define AT91_WDT_WDFIEN (1 << 12) /* Fault Interrupt Enable */
27#define AT91_WDT_WDRSTEN (1 << 13) /* Reset Processor */
28#define AT91_WDT_WDRPROC (1 << 14) /* Timer Restart */
29#define AT91_WDT_WDDIS (1 << 15) /* Watchdog Disable */
30#define AT91_WDT_WDD (0xfff << 16) /* Delta Value */
31#define AT91_WDT_WDDBGHLT (1 << 28) /* Debug Halt */
32#define AT91_WDT_WDIDLEHLT (1 << 29) /* Idle Halt */
33
34#define AT91_WDT_SR (AT91_WDT + 0x08) /* Watchdog Status Register */
35#define AT91_WDT_WDUNF (1 << 0) /* Watchdog Underflow */
36#define AT91_WDT_WDERR (1 << 1) /* Watchdog Error */
37
38#endif