blob: a4647858dd2a4fc1c8de1f40297279cde62c6a92 [file] [log] [blame]
Mike Frysingere82d8a12008-10-12 21:36:22 -04001/*
2 * U-boot - Configuration file for CM-BF533 board
3 */
4
5#ifndef __CONFIG_CM_BF533_H__
6#define __CONFIG_CM_BF533_H__
7
Mike Frysingerf348ab82009-04-24 17:22:40 -04008#include <asm/config-pre.h>
Mike Frysingere82d8a12008-10-12 21:36:22 -04009
10
11/*
12 * Processor Settings
13 */
Mike Frysingerfbcf8e82010-12-23 14:58:37 -050014#define CONFIG_BFIN_CPU bf533-0.3
Mike Frysingere82d8a12008-10-12 21:36:22 -040015#define CONFIG_BFIN_BOOT_MODE BFIN_BOOT_BYPASS
16
17
18/*
19 * Clock Settings
20 * CCLK = (CLKIN * VCO_MULT) / CCLK_DIV
21 * SCLK = (CLKIN * VCO_MULT) / SCLK_DIV
22 */
23/* CONFIG_CLKIN_HZ is any value in Hz */
24#define CONFIG_CLKIN_HZ 25000000
25/* CLKIN_HALF controls the DF bit in PLL_CTL 0 = CLKIN */
26/* 1 = CLKIN / 2 */
27#define CONFIG_CLKIN_HALF 0
28/* PLL_BYPASS controls the BYPASS bit in PLL_CTL 0 = do not bypass */
29/* 1 = bypass PLL */
30#define CONFIG_PLL_BYPASS 0
31/* VCO_MULT controls the MSEL (multiplier) bits in PLL_CTL */
32/* Values can range from 0-63 (where 0 means 64) */
33#define CONFIG_VCO_MULT 22
34/* CCLK_DIV controls the core clock divider */
35/* Values can be 1, 2, 4, or 8 ONLY */
36#define CONFIG_CCLK_DIV 1
37/* SCLK_DIV controls the system clock divider */
38/* Values can range from 1-15 */
39#define CONFIG_SCLK_DIV 5
40
Harald Krapfenbauerfd04a052009-10-14 08:37:32 -040041/* Decrease core voltage */
42#define CONFIG_VR_CTL_VAL (VLEV_115 | GAIN_20 | FREQ_1000)
43
Mike Frysingere82d8a12008-10-12 21:36:22 -040044
45/*
46 * Memory Settings
47 */
48#define CONFIG_MEM_ADD_WDTH 9
49#define CONFIG_MEM_SIZE 32
50
51#define CONFIG_EBIU_SDRRC_VAL ((((CONFIG_SCLK_HZ / 1000) * 64) / 8192) - (7 + 2))
52#define CONFIG_EBIU_SDGCTL_VAL (SCTLE | PSS | TWR_2 | TRCD_2 | TRP_2 | TRAS_7 | PASR_ALL | CL_3)
53
54#define CONFIG_EBIU_AMGCTL_VAL (AMBEN_ALL)
55#define CONFIG_EBIU_AMBCTL0_VAL (B1WAT_7 | B1RAT_11 | B1HT_2 | B1ST_3 | B0WAT_7 | B0RAT_11 | B0HT_2 | B0ST_3)
56#define CONFIG_EBIU_AMBCTL1_VAL (B3WAT_7 | B3RAT_11 | B3HT_2 | B3ST_3 | B2WAT_7 | B2RAT_11 | B2HT_2 | B2ST_3)
57
58#define CONFIG_SYS_MONITOR_LEN (256 * 1024)
59#define CONFIG_SYS_MALLOC_LEN (128 * 1024)
60
61
62/*
63 * Network Settings
64 */
65#define ADI_CMDS_NETWORK 1
Ben Warren7194ab82009-10-04 22:37:03 -070066#define CONFIG_SMC91111 1
Mike Frysingere82d8a12008-10-12 21:36:22 -040067#define CONFIG_SMC91111_BASE 0x20200300
68#define CONFIG_HOSTNAME cm-bf533
Mike Frysingere82d8a12008-10-12 21:36:22 -040069
70
71/*
72 * Flash Settings
73 */
74#define CONFIG_FLASH_CFI_DRIVER
75#define CONFIG_SYS_FLASH_BASE 0x20000000
76#define CONFIG_SYS_FLASH_CFI
77#define CONFIG_SYS_FLASH_PROTECTION
78#define CONFIG_SYS_MAX_FLASH_BANKS 1
79#define CONFIG_SYS_MAX_FLASH_SECT 16
80
81
82/*
83 * Env Storage Settings
84 */
85#define CONFIG_ENV_IS_IN_FLASH 1
86#define CONFIG_ENV_OFFSET 0x20000
87#define CONFIG_ENV_SECT_SIZE 0x20000
88#define CONFIG_ENV_SIZE 0x10000
89
90
91/*
92 * Misc Settings
93 */
94#define CONFIG_BAUDRATE 115200
95#define CONFIG_UART_CONSOLE 0
Harald Krapfenbauerfd04a052009-10-14 08:37:32 -040096#define CONFIG_BOOTCOMMAND "run flashboot"
97#define FLASHBOOT_ENV_SETTINGS "flashboot=bootm 0x20040000\0"
Mike Frysingere82d8a12008-10-12 21:36:22 -040098
99/*
100 * Pull in common ADI header for remaining command/environment setup
101 */
102#include <configs/bfin_adi_common.h>
103
Mike Frysingere82d8a12008-10-12 21:36:22 -0400104#endif