blob: d5d907bca5374ae9aab0229811edd0cefe77bc75 [file] [log] [blame]
Ian Campbellcba69ee2014-05-05 11:52:26 +01001/*
2 * (C) Copyright 2012-2012 Henrik Nordstrom <henrik@henriknordstrom.net>
3 *
4 * (C) Copyright 2007-2011
5 * Allwinner Technology Co., Ltd. <www.allwinnertech.com>
6 * Tom Cubie <tangliang@allwinnertech.com>
7 *
8 * Configuration settings for the Allwinner sunxi series of boards.
9 *
10 * SPDX-License-Identifier: GPL-2.0+
11 */
12
13#ifndef _SUNXI_COMMON_CONFIG_H
14#define _SUNXI_COMMON_CONFIG_H
15
16/*
17 * High Level Configuration Options
18 */
19#define CONFIG_SUNXI /* sunxi family */
Ian Campbell50827a52014-05-05 11:52:30 +010020#ifdef CONFIG_SPL_BUILD
21#ifndef CONFIG_SPL_FEL
22#define CONFIG_SYS_THUMB_BUILD /* Thumbs mode to save space in SPL */
23#endif
24#endif
Ian Campbellcba69ee2014-05-05 11:52:26 +010025
26#include <asm/arch/cpu.h> /* get chip and board defs */
27
28#define CONFIG_SYS_TEXT_BASE 0x4a000000
29
Simon Glass57f878e2014-10-30 20:25:46 -060030#if !defined(CONFIG_SPL_BUILD) && defined(CONFIG_DM)
31# define CONFIG_CMD_DM
Simon Glass7aa97482014-10-30 20:25:49 -060032# define CONFIG_DM_GPIO
Simon Glass1a81cf832014-10-30 20:25:50 -060033# define CONFIG_DM_SERIAL
34# define CONFIG_DW_SERIAL
35# define CONFIG_SYS_MALLOC_F_LEN (1 << 10)
Simon Glass57f878e2014-10-30 20:25:46 -060036#endif
37
Ian Campbellcba69ee2014-05-05 11:52:26 +010038/*
39 * Display CPU information
40 */
41#define CONFIG_DISPLAY_CPUINFO
42
43/* Serial & console */
44#define CONFIG_SYS_NS16550
45#define CONFIG_SYS_NS16550_SERIAL
46/* ns16550 reg in the low bits of cpu reg */
Ian Campbellcba69ee2014-05-05 11:52:26 +010047#define CONFIG_SYS_NS16550_CLK 24000000
Simon Glass1a81cf832014-10-30 20:25:50 -060048#ifndef CONFIG_DM_SERIAL
49# define CONFIG_SYS_NS16550_REG_SIZE -4
50# define CONFIG_SYS_NS16550_COM1 SUNXI_UART0_BASE
51# define CONFIG_SYS_NS16550_COM2 SUNXI_UART1_BASE
52# define CONFIG_SYS_NS16550_COM3 SUNXI_UART2_BASE
53# define CONFIG_SYS_NS16550_COM4 SUNXI_UART3_BASE
54# define CONFIG_SYS_NS16550_COM5 SUNXI_R_UART_BASE
55#endif
Ian Campbellcba69ee2014-05-05 11:52:26 +010056
57/* DRAM Base */
58#define CONFIG_SYS_SDRAM_BASE 0x40000000
59#define CONFIG_SYS_INIT_RAM_ADDR 0x0
60#define CONFIG_SYS_INIT_RAM_SIZE 0x8000 /* 32 KiB */
61
62#define CONFIG_SYS_INIT_SP_OFFSET \
63 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
64#define CONFIG_SYS_INIT_SP_ADDR \
65 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
66
67#define CONFIG_NR_DRAM_BANKS 1
68#define PHYS_SDRAM_0 CONFIG_SYS_SDRAM_BASE
69#define PHYS_SDRAM_0_SIZE 0x80000000 /* 2 GiB */
70
Ian Campbella6e50a82014-07-18 20:38:41 +010071#ifdef CONFIG_AHCI
72#define CONFIG_LIBATA
73#define CONFIG_SCSI_AHCI
74#define CONFIG_SCSI_AHCI_PLAT
75#define CONFIG_SUNXI_AHCI
76#define CONFIG_SYS_SCSI_MAX_SCSI_ID 1
77#define CONFIG_SYS_SCSI_MAX_LUN 1
78#define CONFIG_SYS_SCSI_MAX_DEVICE (CONFIG_SYS_SCSI_MAX_SCSI_ID * \
79 CONFIG_SYS_SCSI_MAX_LUN)
80#define CONFIG_CMD_SCSI
81#endif
82
Ian Campbellcba69ee2014-05-05 11:52:26 +010083#define CONFIG_CMD_MEMORY
84#define CONFIG_CMD_SETEXPR
85
86#define CONFIG_SETUP_MEMORY_TAGS
87#define CONFIG_CMDLINE_TAG
88#define CONFIG_INITRD_TAG
89
Ian Campbelle24ea552014-05-05 14:42:31 +010090/* mmc config */
Chen-Yu Tsaiff2b47f2014-10-22 16:47:42 +080091#if !defined(CONFIG_UART0_PORT_F)
Ian Campbelle24ea552014-05-05 14:42:31 +010092#define CONFIG_MMC
93#define CONFIG_GENERIC_MMC
94#define CONFIG_CMD_MMC
95#define CONFIG_MMC_SUNXI
96#define CONFIG_MMC_SUNXI_SLOT 0
Ian Campbelle24ea552014-05-05 14:42:31 +010097#define CONFIG_ENV_IS_IN_MMC
98#define CONFIG_SYS_MMC_ENV_DEV 0 /* first detected MMC controller */
Chen-Yu Tsaiff2b47f2014-10-22 16:47:42 +080099#endif
Ian Campbelle24ea552014-05-05 14:42:31 +0100100
Ian Campbellcba69ee2014-05-05 11:52:26 +0100101/* 4MB of malloc() pool */
102#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (4 << 20))
103
104/*
105 * Miscellaneous configurable options
106 */
107#define CONFIG_CMD_ECHO
Ian Campbell06beadb2014-10-07 14:20:30 +0100108#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
109#define CONFIG_SYS_PBSIZE 1024 /* Print Buffer Size */
Ian Campbellcba69ee2014-05-05 11:52:26 +0100110#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
111#define CONFIG_SYS_GENERIC_BOARD
112
113/* Boot Argument Buffer Size */
114#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
115
Hans de Goede846e3252014-08-01 09:37:58 +0200116#define CONFIG_SYS_LOAD_ADDR 0x42000000 /* default load address */
Ian Campbellcba69ee2014-05-05 11:52:26 +0100117
118/* standalone support */
Hans de Goede846e3252014-08-01 09:37:58 +0200119#define CONFIG_STANDALONE_LOAD_ADDR 0x42000000
Ian Campbellcba69ee2014-05-05 11:52:26 +0100120
Ian Campbellcba69ee2014-05-05 11:52:26 +0100121/* baudrate */
122#define CONFIG_BAUDRATE 115200
123
124/* The stack sizes are set up in start.S using the settings below */
125#define CONFIG_STACKSIZE (256 << 10) /* 256 KiB */
126
127/* FLASH and environment organization */
128
129#define CONFIG_SYS_NO_FLASH
130
131#define CONFIG_SYS_MONITOR_LEN (512 << 10) /* 512 KiB */
132#define CONFIG_IDENT_STRING " Allwinner Technology"
133
Ian Campbelle24ea552014-05-05 14:42:31 +0100134#define CONFIG_ENV_OFFSET (544 << 10) /* (8 + 24 + 512) KiB */
Ian Campbellcba69ee2014-05-05 11:52:26 +0100135#define CONFIG_ENV_SIZE (128 << 10) /* 128 KiB */
136
Ian Campbellcba69ee2014-05-05 11:52:26 +0100137#include <config_cmd_default.h>
Hans de Goedeb9fb3b92014-08-01 09:19:55 +0200138#undef CONFIG_CMD_FPGA
Ian Campbellcba69ee2014-05-05 11:52:26 +0100139
140#define CONFIG_FAT_WRITE /* enable write access */
141
142#define CONFIG_SPL_FRAMEWORK
143#define CONFIG_SPL_LIBCOMMON_SUPPORT
144#define CONFIG_SPL_SERIAL_SUPPORT
145#define CONFIG_SPL_LIBGENERIC_SUPPORT
146
Ian Campbell50827a52014-05-05 11:52:30 +0100147#ifdef CONFIG_SPL_FEL
148
Ian Campbellcba69ee2014-05-05 11:52:26 +0100149#define CONFIG_SPL_LDSCRIPT "arch/arm/cpu/armv7/sunxi/u-boot-spl-fel.lds"
150#define CONFIG_SPL_START_S_PATH "arch/arm/cpu/armv7/sunxi"
151#define CONFIG_SPL_TEXT_BASE 0x2000
152#define CONFIG_SPL_MAX_SIZE 0x4000 /* 16 KiB */
Ian Campbell50827a52014-05-05 11:52:30 +0100153
154#else /* CONFIG_SPL */
155
156#define CONFIG_SPL_BSS_START_ADDR 0x4ff80000
157#define CONFIG_SPL_BSS_MAX_SIZE 0x80000 /* 512 KiB */
158
159#define CONFIG_SPL_TEXT_BASE 0x20 /* sram start+header */
160#define CONFIG_SPL_MAX_SIZE 0x5fe0 /* 24KB on sun4i/sun7i */
161
162#define CONFIG_SPL_LIBDISK_SUPPORT
163#define CONFIG_SPL_MMC_SUPPORT
164
165#define CONFIG_SPL_LDSCRIPT "arch/arm/cpu/armv7/sunxi/u-boot-spl.lds"
166
167#define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR 80 /* 40KiB */
168#define CONFIG_SPL_PAD_TO 32768 /* decimal for 'dd' */
169
170#endif /* CONFIG_SPL */
171
Ian Campbellcba69ee2014-05-05 11:52:26 +0100172/* end of 32 KiB in sram */
173#define LOW_LEVEL_SRAM_STACK 0x00008000 /* End of sram */
174#define CONFIG_SPL_STACK LOW_LEVEL_SRAM_STACK
175#define CONFIG_SYS_SPL_MALLOC_START 0x4ff00000
176#define CONFIG_SYS_SPL_MALLOC_SIZE 0x00080000 /* 512 KiB */
177
Hans de Goede66203772014-06-13 22:55:49 +0200178/* I2C */
179#define CONFIG_SPL_I2C_SUPPORT
180#define CONFIG_SYS_I2C
181#define CONFIG_SYS_I2C_MVTWSI
182#define CONFIG_SYS_I2C_SPEED 400000
183#define CONFIG_SYS_I2C_SLAVE 0x7f
184#define CONFIG_CMD_I2C
185
Henrik Nordstrom14bc66b2014-06-13 22:55:50 +0200186/* PMU */
187#if defined CONFIG_AXP152_POWER || defined CONFIG_AXP209_POWER || defined CONFIG_AXP221_POWER
188#define CONFIG_SPL_POWER_SUPPORT
189#endif
190
Hans de Goedef84269c2014-06-09 11:36:58 +0200191#ifndef CONFIG_CONS_INDEX
Ian Campbellcba69ee2014-05-05 11:52:26 +0100192#define CONFIG_CONS_INDEX 1 /* UART0 */
Hans de Goedef84269c2014-06-09 11:36:58 +0200193#endif
Ian Campbellcba69ee2014-05-05 11:52:26 +0100194
Ian Campbellabce2c62014-06-05 19:00:15 +0100195/* GPIO */
196#define CONFIG_SUNXI_GPIO
Hans de Goedecd821132014-10-02 20:29:26 +0200197#define CONFIG_SPL_GPIO_SUPPORT
Ian Campbellabce2c62014-06-05 19:00:15 +0100198#define CONFIG_CMD_GPIO
199
Luc Verhaegen7f2c5212014-08-13 07:55:06 +0200200#ifdef CONFIG_VIDEO
201/*
202 * The amount of RAM that is reserved for the FB. This will not show up as
203 * RAM to the kernel, but will be reclaimed by a KMS driver in future.
204 */
205#define CONFIG_SUNXI_FB_SIZE (8 << 20)
206
Luc Verhaegen2d7a0842014-08-13 07:55:07 +0200207/* Do we want to initialize a simple FB? */
208#define CONFIG_VIDEO_DT_SIMPLEFB
209
Luc Verhaegen7f2c5212014-08-13 07:55:06 +0200210#define CONFIG_VIDEO_SUNXI
211
212#define CONFIG_CFB_CONSOLE
213#define CONFIG_VIDEO_SW_CURSOR
214#define CONFIG_VIDEO_LOGO
215
216/* allow both serial and cfb console. */
217#define CONFIG_CONSOLE_MUX
218/* stop x86 thinking in cfbconsole from trying to init a pc keyboard */
219#define CONFIG_VGA_AS_SINGLE_DEVICE
220
221#define CONFIG_SYS_MEM_TOP_HIDE ((CONFIG_SUNXI_FB_SIZE + 0xFFF) & ~0xFFF)
222
Luc Verhaegen2d7a0842014-08-13 07:55:07 +0200223/* To be able to hook simplefb into dt */
224#ifdef CONFIG_VIDEO_DT_SIMPLEFB
225#define CONFIG_OF_BOARD_SETUP
226#endif
227
Luc Verhaegen7f2c5212014-08-13 07:55:06 +0200228#endif /* CONFIG_VIDEO */
229
Hans de Goedec26fb9d2014-06-09 11:37:00 +0200230/* Ethernet support */
231#ifdef CONFIG_SUNXI_EMAC
232#define CONFIG_MII /* MII PHY management */
233#endif
234
Ian Campbell58358232014-05-05 11:52:28 +0100235#ifdef CONFIG_SUNXI_GMAC
236#define CONFIG_DESIGNWARE_ETH /* GMAC can use designware driver */
237#define CONFIG_DW_AUTONEG
238#define CONFIG_PHY_GIGE /* GMAC can use gigabit PHY */
239#define CONFIG_PHY_ADDR 1
240#define CONFIG_MII /* MII PHY management */
241#define CONFIG_PHYLIB
242#endif
243
Roman Byshko3584f302014-07-24 22:54:22 +0200244#ifdef CONFIG_USB_EHCI
245#define CONFIG_CMD_USB
246#define CONFIG_SYS_USB_EHCI_MAX_ROOT_PORTS 1
247#define CONFIG_USB_STORAGE
248#endif
249
Ian Campbellcba69ee2014-05-05 11:52:26 +0100250#if !defined CONFIG_ENV_IS_IN_MMC && \
251 !defined CONFIG_ENV_IS_IN_NAND && \
252 !defined CONFIG_ENV_IS_IN_FAT && \
253 !defined CONFIG_ENV_IS_IN_SPI_FLASH
254#define CONFIG_ENV_IS_NOWHERE
255#endif
256
Jonathan Liub41d7d02014-06-14 08:59:09 +0200257#define CONFIG_MISC_INIT_R
Luc Verhaegen7f2c5212014-08-13 07:55:06 +0200258#define CONFIG_SYS_CONSOLE_IS_IN_ENV
Jonathan Liub41d7d02014-06-14 08:59:09 +0200259
Ian Campbellcba69ee2014-05-05 11:52:26 +0100260#ifndef CONFIG_SPL_BUILD
261#include <config_distro_defaults.h>
Hans de Goede2ec3a612014-07-31 23:04:45 +0200262
Hans de Goede846e3252014-08-01 09:37:58 +0200263/* 256M RAM (minimum), 32M uncompressed kernel, 16M compressed kernel, 1M fdt,
264 * 1M script, 1M pxe and the ramdisk at the end */
265#define MEM_LAYOUT_ENV_SETTINGS \
266 "bootm_size=0x10000000\0" \
267 "kernel_addr_r=0x42000000\0" \
268 "fdt_addr_r=0x43000000\0" \
269 "scriptaddr=0x43100000\0" \
270 "pxefile_addr_r=0x43200000\0" \
271 "ramdisk_addr_r=0x43300000\0"
272
Chen-Yu Tsai41f8e9f2014-10-07 15:11:49 +0800273#ifdef CONFIG_MMC
274#define BOOT_TARGET_DEVICES_MMC(func) func(MMC, mmc, 0)
275#else
276#define BOOT_TARGET_DEVICES_MMC(func)
277#endif
278
Hans de Goede2ec3a612014-07-31 23:04:45 +0200279#ifdef CONFIG_AHCI
280#define BOOT_TARGET_DEVICES_SCSI(func) func(SCSI, scsi, 0)
281#else
282#define BOOT_TARGET_DEVICES_SCSI(func)
283#endif
284
Chen-Yu Tsai859b3f12014-10-03 20:16:22 +0800285#ifdef CONFIG_USB_EHCI
286#define BOOT_TARGET_DEVICES_USB(func) func(USB, usb, 0)
287#else
288#define BOOT_TARGET_DEVICES_USB(func)
289#endif
290
Hans de Goede2ec3a612014-07-31 23:04:45 +0200291#define BOOT_TARGET_DEVICES(func) \
Chen-Yu Tsai41f8e9f2014-10-07 15:11:49 +0800292 BOOT_TARGET_DEVICES_MMC(func) \
Hans de Goede2ec3a612014-07-31 23:04:45 +0200293 BOOT_TARGET_DEVICES_SCSI(func) \
Chen-Yu Tsai859b3f12014-10-03 20:16:22 +0800294 BOOT_TARGET_DEVICES_USB(func) \
Hans de Goede2ec3a612014-07-31 23:04:45 +0200295 func(PXE, pxe, na) \
296 func(DHCP, dhcp, na)
297
298#include <config_distro_bootcmd.h>
299
Luc Verhaegen7f2c5212014-08-13 07:55:06 +0200300#define CONSOLE_STDIN_SETTINGS \
301 "stdin=serial\0"
302
303#ifdef CONFIG_VIDEO
304#define CONSOLE_STDOUT_SETTINGS \
305 "stdout=serial,vga\0" \
306 "stderr=serial,vga\0"
307#else
308#define CONSOLE_STDOUT_SETTINGS \
309 "stdout=serial\0" \
310 "stderr=serial\0"
311#endif
312
313#define CONSOLE_ENV_SETTINGS \
314 CONSOLE_STDIN_SETTINGS \
315 CONSOLE_STDOUT_SETTINGS
316
Hans de Goede2ec3a612014-07-31 23:04:45 +0200317#define CONFIG_EXTRA_ENV_SETTINGS \
Luc Verhaegen7f2c5212014-08-13 07:55:06 +0200318 CONSOLE_ENV_SETTINGS \
Hans de Goede846e3252014-08-01 09:37:58 +0200319 MEM_LAYOUT_ENV_SETTINGS \
Ian Campbell98e214d2014-08-31 13:13:43 +0100320 "fdtfile=" CONFIG_FDTFILE "\0" \
Hans de Goede846e3252014-08-01 09:37:58 +0200321 "console=ttyS0,115200\0" \
Hans de Goede2ec3a612014-07-31 23:04:45 +0200322 BOOTENV
323
324#else /* ifndef CONFIG_SPL_BUILD */
325#define CONFIG_EXTRA_ENV_SETTINGS
Ian Campbellcba69ee2014-05-05 11:52:26 +0100326#endif
327
328#endif /* _SUNXI_COMMON_CONFIG_H */