blob: ecfc4aa0a77f2f9ab9a7dc23d2aee94fc06ba754 [file] [log] [blame]
stroese13fdf8a2003-09-12 08:55:18 +00001/*
2 * (C) Copyright 2001-2003
3 * Stefan Roese, esd gmbh germany, stefan.roese@esd-electronics.com
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24/*
25 * board/config.h - configuration options, board specific
26 */
27
28#ifndef __CONFIG_H
29#define __CONFIG_H
30
31/*
32 * High Level Configuration Options
33 * (easy to change)
34 */
35
36#define CONFIG_405EP 1 /* This is a PPC405 CPU */
wdenkc837dcb2004-01-20 23:12:12 +000037#define CONFIG_4xx 1 /* ...member of PPC4xx family */
stroesea20b27a2004-12-16 18:05:42 +000038#define CONFIG_HUB405 1 /* ...on a HUB405 board */
stroese13fdf8a2003-09-12 08:55:18 +000039
Wolfgang Denk2ae18242010-10-06 09:05:45 +020040#define CONFIG_SYS_TEXT_BASE 0xFFFC0000
41
wdenkc837dcb2004-01-20 23:12:12 +000042#define CONFIG_BOARD_EARLY_INIT_F 1 /* call board_early_init_f() */
43#define CONFIG_MISC_INIT_R 1 /* call misc_init_r() */
stroese13fdf8a2003-09-12 08:55:18 +000044
stroesea20b27a2004-12-16 18:05:42 +000045#define CONFIG_SYS_CLK_FREQ 33330000 /* external frequency to pll */
stroese13fdf8a2003-09-12 08:55:18 +000046
stroese47b1e3d2005-03-01 17:26:39 +000047#define CONFIG_BOARD_TYPES 1 /* support board types */
48
stroese13fdf8a2003-09-12 08:55:18 +000049#define CONFIG_BAUDRATE 9600
50#define CONFIG_BOOTDELAY 3 /* autoboot after 3 seconds */
51
52#undef CONFIG_BOOTARGS
stroesea20b27a2004-12-16 18:05:42 +000053#undef CONFIG_BOOTCOMMAND
stroese13fdf8a2003-09-12 08:55:18 +000054
stroesea20b27a2004-12-16 18:05:42 +000055#define CONFIG_PREBOOT /* enable preboot variable */
56
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020057#define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
stroese13fdf8a2003-09-12 08:55:18 +000058
Ben Warren96e21f82008-10-27 23:50:15 -070059#define CONFIG_PPC4xx_EMAC
stroese13fdf8a2003-09-12 08:55:18 +000060#define CONFIG_MII 1 /* MII PHY management */
wdenkc837dcb2004-01-20 23:12:12 +000061#define CONFIG_PHY_ADDR 0 /* PHY address */
stroesea20b27a2004-12-16 18:05:42 +000062#define CONFIG_LXT971_NO_SLEEP 1 /* disable sleep mode in LXT971 */
63
64#define CONFIG_PHY_CLK_FREQ EMAC_STACR_CLK_66MHZ /* 66 MHz OPB clock*/
stroese13fdf8a2003-09-12 08:55:18 +000065
stroese13fdf8a2003-09-12 08:55:18 +000066
Jon Loeliger6c4f4da2007-07-08 10:09:35 -050067/*
Jon Loeliger11799432007-07-10 09:02:57 -050068 * BOOTP options
69 */
70#define CONFIG_BOOTP_BOOTFILESIZE
71#define CONFIG_BOOTP_BOOTPATH
72#define CONFIG_BOOTP_GATEWAY
73#define CONFIG_BOOTP_HOSTNAME
74
75
76/*
Jon Loeliger6c4f4da2007-07-08 10:09:35 -050077 * Command line configuration.
78 */
79#include <config_cmd_default.h>
80
81#define CONFIG_CMD_DHCP
82#define CONFIG_CMD_IRQ
83#define CONFIG_CMD_ELF
84#define CONFIG_CMD_NAND
85#define CONFIG_CMD_I2C
86#define CONFIG_CMD_MII
87#define CONFIG_CMD_PING
88#define CONFIG_CMD_EEPROM
89
stroese13fdf8a2003-09-12 08:55:18 +000090
wdenkc837dcb2004-01-20 23:12:12 +000091#undef CONFIG_WATCHDOG /* watchdog disabled */
stroese13fdf8a2003-09-12 08:55:18 +000092
wdenkc837dcb2004-01-20 23:12:12 +000093#define CONFIG_SDRAM_BANK0 1 /* init onboard SDRAM bank 0 */
stroese13fdf8a2003-09-12 08:55:18 +000094
95/*
96 * Miscellaneous configurable options
97 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020098#define CONFIG_SYS_LONGHELP /* undef to save memory */
99#define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */
stroese13fdf8a2003-09-12 08:55:18 +0000100
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200101#undef CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */
stroese13fdf8a2003-09-12 08:55:18 +0000102
Jon Loeliger6c4f4da2007-07-08 10:09:35 -0500103#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200104#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
stroese13fdf8a2003-09-12 08:55:18 +0000105#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200106#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
stroese13fdf8a2003-09-12 08:55:18 +0000107#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200108#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
109#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
110#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
stroese13fdf8a2003-09-12 08:55:18 +0000111
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200112#define CONFIG_SYS_DEVICE_NULLDEV 1 /* include nulldev device */
stroese13fdf8a2003-09-12 08:55:18 +0000113
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200114#define CONFIG_SYS_CONSOLE_INFO_QUIET 1 /* don't print console @ startup*/
stroese13fdf8a2003-09-12 08:55:18 +0000115
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200116#define CONFIG_SYS_MEMTEST_START 0x0400000 /* memtest works on */
117#define CONFIG_SYS_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */
stroese13fdf8a2003-09-12 08:55:18 +0000118
Stefan Roese550650d2010-09-20 16:05:31 +0200119#define CONFIG_CONS_INDEX 1 /* Use UART0 */
120#define CONFIG_SYS_NS16550
121#define CONFIG_SYS_NS16550_SERIAL
122#define CONFIG_SYS_NS16550_REG_SIZE 1
123#define CONFIG_SYS_NS16550_CLK get_serial_clock()
124
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200125#undef CONFIG_SYS_EXT_SERIAL_CLOCK /* no external serial clock used */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200126#define CONFIG_SYS_BASE_BAUD 691200
stroese13fdf8a2003-09-12 08:55:18 +0000127
128/* The following table includes the supported baudrates */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200129#define CONFIG_SYS_BAUDRATE_TABLE \
stroese13fdf8a2003-09-12 08:55:18 +0000130 { 300, 600, 1200, 2400, 4800, 9600, 19200, 38400, \
131 57600, 115200, 230400, 460800, 921600 }
132
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200133#define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */
134#define CONFIG_SYS_EXTBDINFO 1 /* To use extended board_into (bd_t) */
stroese13fdf8a2003-09-12 08:55:18 +0000135
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200136#define CONFIG_SYS_HZ 1000 /* decrementer freq: 1 ms ticks */
stroese13fdf8a2003-09-12 08:55:18 +0000137
138#define CONFIG_ZERO_BOOTDELAY_CHECK /* check for keypress on bootdelay==0 */
139
wdenkc837dcb2004-01-20 23:12:12 +0000140#define CONFIG_VERSION_VARIABLE 1 /* include version env variable */
stroese13fdf8a2003-09-12 08:55:18 +0000141
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200142#define CONFIG_SYS_RX_ETH_BUFFER 16 /* use 16 rx buffer on 405 emac */
stroese13fdf8a2003-09-12 08:55:18 +0000143
stroesea20b27a2004-12-16 18:05:42 +0000144/* Ethernet stuff */
145#define CONFIG_ENV_OVERWRITE /* Let the user to change the Ethernet MAC addresses */
146#define CONFIG_ETHADDR 00:50:C2:1E:AF:FE
wdenke2ffd592004-12-31 09:32:47 +0000147#define CONFIG_HAS_ETH1
stroesea20b27a2004-12-16 18:05:42 +0000148#define CONFIG_ETH1ADDR 00:50:C2:1E:AF:FD
149
stroese13fdf8a2003-09-12 08:55:18 +0000150/*-----------------------------------------------------------------------
151 * NAND-FLASH stuff
152 *-----------------------------------------------------------------------
153 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200154#define CONFIG_SYS_NAND_BASE_LIST { CONFIG_SYS_NAND_BASE }
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200155#define CONFIG_SYS_MAX_NAND_DEVICE 1 /* Max number of NAND devices */
Matthias Fuchsbd84ee42007-07-09 10:10:06 +0200156#define NAND_BIG_DELAY_US 25
Bartlomiej Siekaaddb2e12006-03-05 18:57:33 +0100157
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200158#define CONFIG_SYS_NAND_CE (0x80000000 >> 1) /* our CE is GPIO1 */
159#define CONFIG_SYS_NAND_RDY (0x80000000 >> 4) /* our RDY is GPIO4 */
160#define CONFIG_SYS_NAND_CLE (0x80000000 >> 2) /* our CLE is GPIO2 */
161#define CONFIG_SYS_NAND_ALE (0x80000000 >> 3) /* our ALE is GPIO3 */
stroese13fdf8a2003-09-12 08:55:18 +0000162
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200163#define CONFIG_SYS_NAND_SKIP_BAD_DOT_I 1 /* ".i" read skips bad blocks */
164#define CONFIG_SYS_NAND_QUIET 1
stroesea20b27a2004-12-16 18:05:42 +0000165
stroese13fdf8a2003-09-12 08:55:18 +0000166/*-----------------------------------------------------------------------
167 * PCI stuff
168 *-----------------------------------------------------------------------
169 */
wdenkc837dcb2004-01-20 23:12:12 +0000170#define PCI_HOST_ADAPTER 0 /* configure as pci adapter */
171#define PCI_HOST_FORCE 1 /* configure as pci host */
172#define PCI_HOST_AUTO 2 /* detected via arbiter enable */
stroese13fdf8a2003-09-12 08:55:18 +0000173
wdenkc837dcb2004-01-20 23:12:12 +0000174#undef CONFIG_PCI /* include pci support */
175#define CONFIG_PCI_HOST PCI_HOST_HOST /* select pci host function */
176#undef CONFIG_PCI_PNP /* do pci plug-and-play */
177 /* resource configuration */
stroese13fdf8a2003-09-12 08:55:18 +0000178
wdenkc837dcb2004-01-20 23:12:12 +0000179#undef CONFIG_PCI_SCAN_SHOW /* print pci devices @ startup */
stroese13fdf8a2003-09-12 08:55:18 +0000180
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200181#define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x12FE /* PCI Vendor ID: esd gmbh */
182#define CONFIG_SYS_PCI_SUBSYS_DEVICEID 0x0405 /* PCI Device ID: CPCI-405 */
183#define CONFIG_SYS_PCI_CLASSCODE 0x0b20 /* PCI Class Code: Processor/PPC*/
184#define CONFIG_SYS_PCI_PTM1LA 0x00000000 /* point to sdram */
185#define CONFIG_SYS_PCI_PTM1MS 0xfc000001 /* 64MB, enable hard-wired to 1 */
186#define CONFIG_SYS_PCI_PTM1PCI 0x00000000 /* Host: use this pci address */
187#define CONFIG_SYS_PCI_PTM2LA 0xffc00000 /* point to flash */
188#define CONFIG_SYS_PCI_PTM2MS 0xffc00001 /* 4MB, enable */
189#define CONFIG_SYS_PCI_PTM2PCI 0x04000000 /* Host: use this pci address */
stroese13fdf8a2003-09-12 08:55:18 +0000190
191/*-----------------------------------------------------------------------
192 * Start addresses for the final memory configuration
193 * (Set up by the startup code)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200194 * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
stroese13fdf8a2003-09-12 08:55:18 +0000195 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200196#define CONFIG_SYS_SDRAM_BASE 0x00000000
197#define CONFIG_SYS_FLASH_BASE 0xFFFC0000
198#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
199#define CONFIG_SYS_MONITOR_LEN (256 * 1024) /* Reserve 256 kB for Monitor */
200#define CONFIG_SYS_MALLOC_LEN (256 * 1024) /* Reserve 256 kB for malloc() */
stroese13fdf8a2003-09-12 08:55:18 +0000201
202/*
203 * For booting Linux, the board info and command line data
204 * have to be in the first 8 MB of memory, since this is
205 * the maximum mapped by the Linux kernel during initialization.
206 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200207#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
stroese13fdf8a2003-09-12 08:55:18 +0000208/*-----------------------------------------------------------------------
209 * FLASH organization
210 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200211#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
212#define CONFIG_SYS_MAX_FLASH_SECT 256 /* max number of sectors on one chip */
stroese13fdf8a2003-09-12 08:55:18 +0000213
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200214#define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
215#define CONFIG_SYS_FLASH_WRITE_TOUT 1000 /* Timeout for Flash Write (in ms) */
stroese13fdf8a2003-09-12 08:55:18 +0000216
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200217#define CONFIG_SYS_FLASH_WORD_SIZE unsigned short /* flash word size (width) */
218#define CONFIG_SYS_FLASH_ADDR0 0x5555 /* 1st address for flash config cycles */
219#define CONFIG_SYS_FLASH_ADDR1 0x2AAA /* 2nd address for flash config cycles */
stroese13fdf8a2003-09-12 08:55:18 +0000220/*
221 * The following defines are added for buggy IOP480 byte interface.
222 * All other boards should use the standard values (CPCI405 etc.)
223 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200224#define CONFIG_SYS_FLASH_READ0 0x0000 /* 0 is standard */
225#define CONFIG_SYS_FLASH_READ1 0x0001 /* 1 is standard */
226#define CONFIG_SYS_FLASH_READ2 0x0002 /* 2 is standard */
stroese13fdf8a2003-09-12 08:55:18 +0000227
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200228#define CONFIG_SYS_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */
stroese13fdf8a2003-09-12 08:55:18 +0000229
230#if 0 /* test-only */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200231#define CONFIG_SYS_JFFS2_FIRST_BANK 0 /* use for JFFS2 */
232#define CONFIG_SYS_JFFS2_NUM_BANKS 1 /* ! second bank contains U-Boot */
stroese13fdf8a2003-09-12 08:55:18 +0000233#endif
234
235/*-----------------------------------------------------------------------
236 * Environment Variable setup
237 */
Jean-Christophe PLAGNIOL-VILLARDbb1f8b42008-09-05 09:19:30 +0200238#define CONFIG_ENV_IS_IN_EEPROM 1 /* use EEPROM for environment vars */
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200239#define CONFIG_ENV_OFFSET 0x100 /* environment starts at the beginning of the EEPROM */
240#define CONFIG_ENV_SIZE 0x700 /* 2048 bytes may be used for env vars*/
stroese13fdf8a2003-09-12 08:55:18 +0000241 /* total size of a CAT24WC16 is 2048 bytes */
242
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200243#define CONFIG_SYS_NVRAM_BASE_ADDR 0xF0000500 /* NVRAM base address */
244#define CONFIG_SYS_NVRAM_SIZE 242 /* NVRAM size */
stroese13fdf8a2003-09-12 08:55:18 +0000245
246/*-----------------------------------------------------------------------
247 * I2C EEPROM (CAT24WC16) for environment
248 */
Dirk Eibach880540d2013-04-25 02:40:01 +0000249#define CONFIG_SYS_I2C
250#define CONFIG_SYS_I2C_PPC4XX
251#define CONFIG_SYS_I2C_PPC4XX_CH0
252#define CONFIG_SYS_I2C_PPC4XX_SPEED_0 400000
253#define CONFIG_SYS_I2C_PPC4XX_SLAVE_0 0x7F
stroese13fdf8a2003-09-12 08:55:18 +0000254
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200255#define CONFIG_SYS_I2C_EEPROM_ADDR 0x50 /* EEPROM CAT28WC08 */
256#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1 /* Bytes of address */
wdenkc837dcb2004-01-20 23:12:12 +0000257/* mask of address bits that overflow into the "EEPROM chip address" */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200258#define CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW 0x07
259#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 4 /* The Catalyst CAT24WC08 has */
stroese13fdf8a2003-09-12 08:55:18 +0000260 /* 16 byte page write mode using*/
wdenkc837dcb2004-01-20 23:12:12 +0000261 /* last 4 bits of the address */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200262#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10 /* and takes up to 10 msec */
stroese13fdf8a2003-09-12 08:55:18 +0000263
stroese13fdf8a2003-09-12 08:55:18 +0000264/*
265 * Init Memory Controller:
266 *
267 * BR0/1 and OR0/1 (FLASH)
268 */
269
270#define FLASH_BASE0_PRELIM 0xFFC00000 /* FLASH bank #0 */
271
272/*-----------------------------------------------------------------------
273 * External Bus Controller (EBC) Setup
274 */
275
wdenkc837dcb2004-01-20 23:12:12 +0000276/* Memory Bank 0 (Flash Bank 0, NOR-FLASH) initialization */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200277#define CONFIG_SYS_EBC_PB0AP 0x92015480
278/*#define CONFIG_SYS_EBC_PB0AP 0x08055880 /XXX* TWT=16,CSN=1,OEN=1,WBN=1,WBF=1,TH=4,SOR=1 */
279#define CONFIG_SYS_EBC_PB0CR 0xFFC5A000 /* BAS=0xFFC,BS=4MB,BU=R/W,BW=16bit */
stroese13fdf8a2003-09-12 08:55:18 +0000280
wdenkc837dcb2004-01-20 23:12:12 +0000281/* Memory Bank 1 (Flash Bank 1, NAND-FLASH) initialization */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200282#define CONFIG_SYS_EBC_PB1AP 0x92015480
283#define CONFIG_SYS_EBC_PB1CR 0xF4018000 /* BAS=0xF40,BS=1MB,BU=R/W,BW=8bit */
stroese13fdf8a2003-09-12 08:55:18 +0000284
wdenkc837dcb2004-01-20 23:12:12 +0000285/* Memory Bank 2 (8 Bit Peripheral: UART) initialization */
stroese13fdf8a2003-09-12 08:55:18 +0000286#if 0
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200287#define CONFIG_SYS_EBC_PB2AP 0x010053C0 /* BWT=2,WBN=1,WBF=1,TH=1,RE=1,SOR=1,BEM=1 */
288#define CONFIG_SYS_EBC_PB2CR 0xF0018000 /* BAS=0xF00,BS=1MB,BU=R/W,BW=8bit */
stroese13fdf8a2003-09-12 08:55:18 +0000289#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200290#define CONFIG_SYS_EBC_PB2AP 0x92015480
291#define CONFIG_SYS_EBC_PB2CR 0xF0018000 /* BAS=0xF00,BS=1MB,BU=R/W,BW=8bit */
stroese13fdf8a2003-09-12 08:55:18 +0000292#endif
293
wdenkc837dcb2004-01-20 23:12:12 +0000294#define DUART0_BA 0xF0000000 /* DUART Base Address */
295#define DUART1_BA 0xF0000008 /* DUART Base Address */
296#define DUART2_BA 0xF0000010 /* DUART Base Address */
297#define DUART3_BA 0xF0000018 /* DUART Base Address */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200298#define CONFIG_SYS_NAND_BASE 0xF4000000
stroese13fdf8a2003-09-12 08:55:18 +0000299
300/*-----------------------------------------------------------------------
301 * FPGA stuff
302 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200303#define CONFIG_SYS_FPGA_SPARTAN2 1 /* using Xilinx Spartan 2 now */
304#define CONFIG_SYS_FPGA_MAX_SIZE 128*1024 /* 128kByte is enough for XC2S50E*/
stroese13fdf8a2003-09-12 08:55:18 +0000305
306/* FPGA program pin configuration */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200307#define CONFIG_SYS_FPGA_PRG 0x04000000 /* FPGA program pin (ppc output) */
308#define CONFIG_SYS_FPGA_CLK 0x02000000 /* FPGA clk pin (ppc output) */
309#define CONFIG_SYS_FPGA_DATA 0x01000000 /* FPGA data pin (ppc output) */
310#define CONFIG_SYS_FPGA_INIT 0x00010000 /* FPGA init pin (ppc input) */
311#define CONFIG_SYS_FPGA_DONE 0x00008000 /* FPGA done pin (ppc input) */
stroese13fdf8a2003-09-12 08:55:18 +0000312
313/*-----------------------------------------------------------------------
314 * Definitions for initial stack pointer and data area (in data cache)
315 */
316/* use on chip memory ( OCM ) for temperary stack until sdram is tested */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200317#define CONFIG_SYS_TEMP_STACK_OCM 1
stroese13fdf8a2003-09-12 08:55:18 +0000318
319/* On Chip Memory location */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200320#define CONFIG_SYS_OCM_DATA_ADDR 0xF8000000
321#define CONFIG_SYS_OCM_DATA_SIZE 0x1000
322#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_OCM_DATA_ADDR /* inside of SDRAM */
Wolfgang Denk553f0982010-10-26 13:32:32 +0200323#define CONFIG_SYS_INIT_RAM_SIZE CONFIG_SYS_OCM_DATA_SIZE /* Size of used area in RAM */
stroese13fdf8a2003-09-12 08:55:18 +0000324
Wolfgang Denk25ddd1f2010-10-26 14:34:52 +0200325#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200326#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
stroese13fdf8a2003-09-12 08:55:18 +0000327
328/*-----------------------------------------------------------------------
329 * Definitions for GPIO setup (PPC405EP specific)
330 *
wdenkc837dcb2004-01-20 23:12:12 +0000331 * GPIO0[0] - External Bus Controller BLAST output
332 * GPIO0[1-9] - Instruction trace outputs -> GPIO
stroese13fdf8a2003-09-12 08:55:18 +0000333 * GPIO0[10-13] - External Bus Controller CS_1 - CS_4 outputs
334 * GPIO0[14-16] - External Bus Controller ABUS3-ABUS5 outputs -> GPIO
335 * GPIO0[17-23] - External Interrupts IRQ0 - IRQ6 inputs
336 * GPIO0[24-27] - UART0 control signal inputs/outputs
337 * GPIO0[28-29] - UART1 data signal input/output
338 * GPIO0[30-31] - EMAC0 and EMAC1 reject packet inputs
339 */
Stefan Roeseafabb492010-09-12 06:21:37 +0200340#define CONFIG_SYS_GPIO0_OSRL 0x40000550
341#define CONFIG_SYS_GPIO0_OSRH 0x00000110
342#define CONFIG_SYS_GPIO0_ISR1L 0x00000000
343#define CONFIG_SYS_GPIO0_ISR1H 0x15555445
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200344#define CONFIG_SYS_GPIO0_TSRL 0x00000000
Stefan Roeseafabb492010-09-12 06:21:37 +0200345#define CONFIG_SYS_GPIO0_TSRH 0x00000000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200346#define CONFIG_SYS_GPIO0_TCR 0xF7FE0014
stroese13fdf8a2003-09-12 08:55:18 +0000347
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200348#define CONFIG_SYS_DUART_RST (0x80000000 >> 14)
349#define CONFIG_SYS_UART2_RS232 (0x80000000 >> 5)
350#define CONFIG_SYS_UART3_RS232 (0x80000000 >> 6)
351#define CONFIG_SYS_UART4_RS232 (0x80000000 >> 7)
352#define CONFIG_SYS_UART5_RS232 (0x80000000 >> 8)
stroese13fdf8a2003-09-12 08:55:18 +0000353
354/*
stroese13fdf8a2003-09-12 08:55:18 +0000355 * Default speed selection (cpu_plb_opb_ebc) in mhz.
356 * This value will be set if iic boot eprom is disabled.
357 */
358#if 0
wdenkc837dcb2004-01-20 23:12:12 +0000359#define PLLMR0_DEFAULT PLLMR0_266_133_66_33
360#define PLLMR1_DEFAULT PLLMR1_266_133_66_33
stroese13fdf8a2003-09-12 08:55:18 +0000361#endif
362#if 0
wdenkc837dcb2004-01-20 23:12:12 +0000363#define PLLMR0_DEFAULT PLLMR0_200_100_50_33
364#define PLLMR1_DEFAULT PLLMR1_200_100_50_33
stroese13fdf8a2003-09-12 08:55:18 +0000365#endif
366#if 1
wdenkc837dcb2004-01-20 23:12:12 +0000367#define PLLMR0_DEFAULT PLLMR0_133_66_66_33
368#define PLLMR1_DEFAULT PLLMR1_133_66_66_33
stroese13fdf8a2003-09-12 08:55:18 +0000369#endif
370
371#endif /* __CONFIG_H */