Gitiles
Code Review Sign In
gerrit.devboardsforandroid.linaro.org / platform / external / u-boot / 891b487098ee2169a16b1bbb354aaef28aa90630 / . / include / configs / adp-ag102.h
blob: 026696ca398020eeeee8cd2e086d40dc6434ec56 [file] [log] [blame]
Macpaul Linb9725ae2011-09-23 16:49:59 +0800[diff] [blame]1/*
2 * Copyright (C) 2011 Andes Technology Corporation
3 * Macpaul Lin, Andes Technology Corporation <macpaul@andestech.com>
4 *
Wolfgang Denk1a459662013-07-08 09:37:19 +0200[diff] [blame]5 * SPDX-License-Identifier: GPL-2.0+
Macpaul Linb9725ae2011-09-23 16:49:59 +0800[diff] [blame]6 */
7
8#ifndef __CONFIG_H
9#define __CONFIG_H
10
11#include <asm/arch/ag102.h>
12
13/*
14 * CPU and Board Configuration Options
15 */
16#define CONFIG_ADP_AG102
17
18#define CONFIG_USE_INTERRUPT
19
20#define CONFIG_SKIP_LOWLEVEL_INIT
21
22#ifndef CONFIG_SKIP_LOWLEVEL_INIT
23#define CONFIG_MEM_REMAP
24#endif
25
26#ifdef CONFIG_SKIP_LOWLEVEL_INIT
27#define CONFIG_SYS_TEXT_BASE 0x04200000
28#else
29#define CONFIG_SYS_TEXT_BASE 0x00000000
30#endif
31
32/*
33 * Timer
34 */
Macpaul Linb9725ae2011-09-23 16:49:59 +0800[diff] [blame]35#define CONFIG_SYS_CLK_FREQ (66000000 * 2)
36#define VERSION_CLOCK CONFIG_SYS_CLK_FREQ
37
38/*
39 * Use Externel CLOCK or PCLK
40 */
41#undef CONFIG_FTRTC010_EXTCLK
42
43#ifndef CONFIG_FTRTC010_EXTCLK
44#define CONFIG_FTRTC010_PCLK
45#endif
46
47#ifdef CONFIG_FTRTC010_EXTCLK
48#define TIMER_CLOCK 32768 /* CONFIG_FTRTC010_EXTCLK */
49#else
50#define TIMER_CLOCK CONFIG_SYS_HZ /* CONFIG_FTRTC010_PCLK */
51#endif
52
53#define TIMER_LOAD_VAL 0xffffffff
54
55/*
56 * Real Time Clock
57 */
58#define CONFIG_RTC_FTRTC010
59
60/*
61 * Real Time Clock Divider
62 * RTC_DIV_COUNT (OSC_CLK/OSC_5MHZ)
63 */
64#define OSC_5MHZ (5*1000000)
65#define OSC_CLK (2*OSC_5MHZ)
66#define RTC_DIV_COUNT (OSC_CLK/OSC_5MHZ)
67
68/*
69 * Serial console configuration
70 */
71
72/* FTUART is a high speed NS 16C550A compatible UART */
73#define CONFIG_BAUDRATE 38400
74#define CONFIG_CONS_INDEX 1
75#define CONFIG_SYS_NS16550
76#define CONFIG_SYS_NS16550_SERIAL
77#define CONFIG_SYS_NS16550_COM1 CONFIG_FTUART010_01_BASE
78#define CONFIG_SYS_NS16550_REG_SIZE -4
79#define CONFIG_SYS_NS16550_CLK 33000000 /* AG102 */
80
Macpaul Linb9725ae2011-09-23 16:49:59 +0800[diff] [blame]81/*
82 * Ethernet
83 */
Macpaul Linb9725ae2011-09-23 16:49:59 +0800[diff] [blame]84#define CONFIG_PHY_MAX_ADDR 32 /* this comes from <linux/phy.h> */
85#define CONFIG_SYS_DISCOVER_PHY
86#define CONFIG_FTGMAC100
87#define CONFIG_FTGMAC100_EGIGA
88
89#define CONFIG_BOOTDELAY 3
90
91/*
92 * SD (MMC) controller
93 */
94#define CONFIG_MMC
95#define CONFIG_CMD_MMC
96#define CONFIG_GENERIC_MMC
97#define CONFIG_DOS_PARTITION
98#define CONFIG_FTSDC010
99#define CONFIG_FTSDC010_NUMBER 1
100#define CONFIG_FTSDC010_SDIO
101#define CONFIG_CMD_FAT
102#define CONFIG_CMD_EXT2
103
104/*
105 * Command line configuration.
106 */
Macpaul Linb9725ae2011-09-23 16:49:59 +0800[diff] [blame]107#define CONFIG_CMD_CACHE
108#define CONFIG_CMD_DATE
109#define CONFIG_CMD_PING
110#define CONFIG_CMD_IDE
111#define CONFIG_CMD_FAT
112#define CONFIG_CMD_ELF
113
Macpaul Linb9725ae2011-09-23 16:49:59 +0800[diff] [blame]114
115/*
116 * PCI
117 */
118#define CONFIG_PCI
119#define CONFIG_FTPCI100
Gabor Juhos842033e2013-05-30 07:06:12 +0000[diff] [blame]120#define CONFIG_PCI_INDIRECT_BRIDGE
Macpaul Linb9725ae2011-09-23 16:49:59 +0800[diff] [blame]121#define CONFIG_FTPCI100_MEM_BASE 0xa0000000
122#define CONFIG_FTPCI100_IO_SIZE FTPCI100_BASE_IO_SIZE(256) /* 256M */
123#define CONFIG_FTPCI100_MEM_SIZE FTPCI100_MEM_SIZE(128) /* 128M */
124#define CONFIG_FTPCI100_MEM_BASE_SIZE1 0x50
125
126#define CONFIG_PCI_MEM_BUS 0xa0000000
127#define CONFIG_PCI_MEM_PHYS CONFIG_PCI_MEM_BUS
128#define CONFIG_PCI_MEM_SIZE 0x01000000 /* 256M */
129
130#define CONFIG_PCI_IO_BUS 0x90000000
131#define CONFIG_PCI_IO_PHYS CONFIG_PCI_IO_BUS
132#define CONFIG_PCI_IO_SIZE 0x00100000 /* 1M */
133
134/*
135 * USB
136 */
137#if defined(CONFIG_CMD_PCI) || defined(CONFIG_PCI)
138#if defined(CONFIG_FTPCI100)
139#define __io /* enable outl & inl */
140#define CONFIG_CMD_USB
141#define CONFIG_SYS_USB_EHCI_MAX_ROOT_PORTS 5
142#define CONFIG_USB_STORAGE
143#define CONFIG_USB_EHCI
144#define CONFIG_PCI_EHCI_DEVICE 0
145#define CONFIG_USB_EHCI_PCI
146#define CONFIG_PREBOOT "usb start;"
147#endif /* #if defiend(CONFIG_FTPCI100) */
148#endif /* #if defined(CONFIG_CMD_PCI) || defined(CONFIG_PCI) */
149
150/*
151 * IDE/ATA stuff
152 */
153#define __io
154#define CONFIG_IDE_AHB
155#define CONFIG_IDE_FTIDE020
156
157#undef CONFIG_IDE_8xx_DIRECT /* no pcmcia interface required */
158#undef CONFIG_IDE_LED /* no led for ide supported */
159#define CONFIG_IDE_RESET 1 /* reset for ide supported */
160#define CONFIG_IDE_PREINIT 1 /* preinit for ide */
161
162/* max: 2 IDE busses */
163#define CONFIG_SYS_IDE_MAXBUS 1 /* origin: 2 */
164/* max: 2 drives per IDE bus */
165#define CONFIG_SYS_IDE_MAXDEVICE 1 /* origin: (MAXBUS * 2) */
166
167#define CONFIG_SYS_ATA_BASE_ADDR CONFIG_FTIDE020S_BASE
168#define CONFIG_SYS_ATA_IDE0_OFFSET 0x0000
169#define CONFIG_SYS_ATA_IDE1_OFFSET 0x0000
170
171#define CONFIG_SYS_ATA_DATA_OFFSET 0x0000 /* for data I/O */
172#define CONFIG_SYS_ATA_REG_OFFSET 0x0000 /* for normal regs access */
173#define CONFIG_SYS_ATA_ALT_OFFSET 0x0000 /* for alternate regs */
174
175#define CONFIG_MAC_PARTITION
176#define CONFIG_DOS_PARTITION
177#define CONFIG_SUPPORT_VFAT
178
179/*
180 * Miscellaneous configurable options
181 */
182#define CONFIG_SYS_LONGHELP /* undef to save memory */
183#define CONFIG_SYS_PROMPT "NDS32 # " /* Monitor Command Prompt */
184#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
185
186/* Print Buffer Size */
187#define CONFIG_SYS_PBSIZE \
188 (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
189
190/* max number of command args */
191#define CONFIG_SYS_MAXARGS 16
192
193/* Boot Argument Buffer Size */
194#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
195
196/*
Macpaul Linb9725ae2011-09-23 16:49:59 +0800[diff] [blame]197 * Size of malloc() pool
198 */
199#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 128 * 1024)
200
201/*
Macpaul Linb9725ae2011-09-23 16:49:59 +0800[diff] [blame]202 * AHB Controller configuration
203 */
204#define CONFIG_FTAHBC020S
205
206#ifdef CONFIG_FTAHBC020S
207#include <faraday/ftahbc020s.h>
208
209/* Address of PHYS_SDRAM_0 before memory remap is at 0x(100)00000 */
210#define CONFIG_SYS_FTAHBC020S_SLAVE_BSR_BASE 0x100
211
212/*
213 * CONFIG_SYS_FTAHBC020S_SLAVE_BSR_6: this define is used in lowlevel_init.S,
214 * hence we cannot use FTAHBC020S_BSR_SIZE(2048) since it will use ffs() wrote
215 * in C language.
216 */
217#define CONFIG_SYS_FTAHBC020S_SLAVE_BSR_6 \
218 (FTAHBC020S_SLAVE_BSR_BASE(CONFIG_SYS_FTAHBC020S_SLAVE_BSR_BASE) | \
219 FTAHBC020S_SLAVE_BSR_SIZE(0xb))
220#endif
221
222/*
223 * Watchdog
224 */
225#define CONFIG_FTWDT010_WATCHDOG
226
227/*
228 * PCU Power Control Unit configuration
229 */
230#define CONFIG_ANDES_PCU
231
232#ifdef CONFIG_ANDES_PCU
233#include <andestech/andes_pcu.h>
234
235#endif
236
237/*
238 * DDR DRAM controller configuration
239 */
240#define CONFIG_DWCDDR21MCTL
241
242#ifdef CONFIG_DWCDDR21MCTL
243#include <synopsys/dwcddr21mctl.h>
244/* DCR:
245 * 2GB: 0x000025d2, 2GB (1Gb x8 2 ranks) Micron/innoDisk/Transcend
246 * 1GB: 0x000021d2, 1GB (1Gb x8 1 rank) Micron/Transcend/innoDisk
247 * 512MB: 0x000025cc, Micron 512MB (512Mb x16 2 ranks)
248 * 512MB: 0x000021ca, Trenscend/innoDisk 512MB (512Mb x8 1 rank)
249 * 256MB: 0x000020d4, Micron 256MB (1Gb x16 1 ranks)
250 */
251#define CONFIG_SYS_DWCDDR21MCTL_CCR 0x00020004
252#define CONFIG_SYS_DWCDDR21MCTL_CCR2 (DWCDDR21MCTL_CCR_DTT(0x1) | \
253 DWCDDR21MCTL_CCR_DFTLM(0x4) | \
254 DWCDDR21MCTL_CCR_HOSTEN(0x1))
255
256/* 0x04: 0x000020d4 */
257#define CONFIG_SYS_DWCDDR21MCTL_DCR 0x000020ca
258
259/* 0x08: 0x0000000f */
260#define CONFIG_SYS_DWCDDR21MCTL_IOCR 0x0000000f
261
262/* 0x10: 0x00034812 */
263#define CONFIG_SYS_DWCDDR21MCTL_DRR (DWCDDR21MCTL_DRR_TRFC(0x12) | \
264 DWCDDR21MCTL_DRR_TRFPRD(0x0348))
265/* 0x24 */
266#define CONFIG_SYS_DWCDDR21MCTL_DLLCR0 DWCDDR21MCTL_DLLCR_PHASE(0x0)
267
268/* 0x4c: 0x00000040 */
269#define CONFIG_SYS_DWCDDR21MCTL_RSLR0 0x00000040
270
271/* 0x5c: 0x000055CF */
272#define CONFIG_SYS_DWCDDR21MCTL_RDGR0 0x000055cf
273
274/* 0xa4: 0x00100000 */
275#define CONFIG_SYS_DWCDDR21MCTL_DTAR (DWCDDR21MCTL_DTAR_DTBANK(0x0) | \
276 DWCDDR21MCTL_DTAR_DTROW(0x0100) | \
277 DWCDDR21MCTL_DTAR_DTCOL(0x0))
278/* 0x1f0: 0x00000852 */
279#define CONFIG_SYS_DWCDDR21MCTL_MR (DWCDDR21MCTL_MR_WR(0x4) | \
280 DWCDDR21MCTL_MR_CL(0x5) | \
281 DWCDDR21MCTL_MR_BL(0x2))
282#endif
283
284/*
285 * Physical Memory Map
286 */
287#if defined(CONFIG_MEM_REMAP) || defined(CONFIG_SKIP_LOWLEVEL_INIT)
288#define PHYS_SDRAM_0 0x00000000 /* SDRAM Bank #1 */
289#if defined(CONFIG_MEM_REMAP)
290#define PHYS_SDRAM_0_AT_INIT 0x80000000 /* SDRAM Bank #1 before remap*/
291#endif
292#else /* !CONFIG_SKIP_LOWLEVEL_INIT && !CONFIG_MEM_REMAP */
293#define PHYS_SDRAM_0 0x80000000 /* SDRAM Bank #1 */
294#endif
295
296#define CONFIG_NR_DRAM_BANKS 1 /* we have 1 bank of DRAM */
297#define PHYS_SDRAM_0_SIZE 0x10000000 /* 256 MB */
298
299#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_0
300
301#ifdef CONFIG_MEM_REMAP
302#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_SDRAM_BASE + 0xA0000 - \
303 GENERATED_GBL_DATA_SIZE)
304#else
305#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_SDRAM_BASE + 0x1000 - \
306 GENERATED_GBL_DATA_SIZE)
307#endif /* CONFIG_MEM_REMAP */
308
309/*
310 * Load address and memory test area should agree with
311 * board/faraday/a320/config.mk
312 * Be careful not to overwrite U-boot itself.
313 */
314#define CONFIG_SYS_LOAD_ADDR 0x0CF00000
315
316/* memtest works on 63 MB in DRAM */
317#define CONFIG_SYS_MEMTEST_START PHYS_SDRAM_0
318#define CONFIG_SYS_MEMTEST_END (PHYS_SDRAM_0 + 0x03F00000)
319
320/*
321 * Static memory controller configuration
322 */
323
324/*
325 * FLASH and environment organization
326 */
327#define CONFIG_SYS_NO_FLASH
328
329/*
330 * Env Storage Settings
331 */
332#define CONFIG_ENV_IS_NOWHERE
333#define CONFIG_ENV_SIZE 4096
334
335#endif /* __CONFIG_H */