blob: 5e430660f12439de595c6af35e6fcc8d0abe66f5 [file] [log] [blame]
Chander Kashyape21185b2011-05-24 20:02:56 +00001/*
2 * Copyright (C) 2011 Samsung Electronics
3 *
Chander Kashyap393cb362011-12-06 23:34:12 +00004 * Configuration settings for the SAMSUNG SMDKV310 (EXYNOS4210) board.
Chander Kashyape21185b2011-05-24 20:02:56 +00005 *
6 * See file CREDITS for list of people who contributed to this
7 * project.
8 *
9 * This program is free software; you can redistribute it and/or
10 * modify it under the terms of the GNU General Public License as
11 * published by the Free Software Foundation; either version 2 of
12 * the License, or (at your option) any later version.
13 *
14 * This program is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
18 *
19 * You should have received a copy of the GNU General Public License
20 * along with this program; if not, write to the Free Software
21 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
22 * MA 02111-1307 USA
23 */
24
25#ifndef __CONFIG_H
26#define __CONFIG_H
27
28/* High Level Configuration Options */
Chander Kashyape21185b2011-05-24 20:02:56 +000029#define CONFIG_SAMSUNG 1 /* in a SAMSUNG core */
30#define CONFIG_S5P 1 /* S5P Family */
Chander Kashyap393cb362011-12-06 23:34:12 +000031#define CONFIG_EXYNOS4210 1 /* which is a EXYNOS4210 SoC */
Chander Kashyape21185b2011-05-24 20:02:56 +000032#define CONFIG_SMDKV310 1 /* working with SMDKV310*/
33
34#include <asm/arch/cpu.h> /* get chip and board defs */
35
36#define CONFIG_ARCH_CPU_INIT
37#define CONFIG_DISPLAY_CPUINFO
38#define CONFIG_DISPLAY_BOARDINFO
39
Chander Kashyapb3c5a492011-09-20 21:25:01 +000040/* Mach Type */
41#define CONFIG_MACH_TYPE MACH_TYPE_SMDKV310
42
Chander Kashyape21185b2011-05-24 20:02:56 +000043/* Keep L2 Cache Disabled */
44#define CONFIG_L2_OFF 1
45
46#define CONFIG_SYS_SDRAM_BASE 0x40000000
47#define CONFIG_SYS_TEXT_BASE 0x43E00000
48
49/* input clock of PLL: SMDKV310 has 24MHz input clock */
50#define CONFIG_SYS_CLK_FREQ 24000000
51
52#define CONFIG_SETUP_MEMORY_TAGS
53#define CONFIG_CMDLINE_TAG
54#define CONFIG_INITRD_TAG
55#define CONFIG_CMDLINE_EDITING
56
57/* Handling Sleep Mode*/
58#define S5P_CHECK_SLEEP 0x00000BAD
59#define S5P_CHECK_DIDLE 0xBAD00000
60
61/* Size of malloc() pool */
62#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (1 << 20))
63
64/* select serial console configuration */
Chander Kashyape21185b2011-05-24 20:02:56 +000065#define CONFIG_SERIAL1 1 /* use SERIAL 1 */
66#define CONFIG_BAUDRATE 115200
Chander Kashyap393cb362011-12-06 23:34:12 +000067#define EXYNOS4_DEFAULT_UART_OFFSET 0x010000
Chander Kashyape21185b2011-05-24 20:02:56 +000068
69/* SD/MMC configuration */
Jaehoon Chung7d2d58b2012-04-23 02:36:29 +000070#define CONFIG_GENERIC_MMC
71#define CONFIG_MMC
72#define CONFIG_SDHCI
73#define CONFIG_S5P_SDHCI
Chander Kashyape21185b2011-05-24 20:02:56 +000074
75/* PWM */
76#define CONFIG_PWM 1
77
78/* allow to overwrite serial and ethaddr */
79#define CONFIG_ENV_OVERWRITE
80
81/* Command definition*/
82#include <config_cmd_default.h>
83
84#define CONFIG_CMD_PING
85#define CONFIG_CMD_ELF
86#define CONFIG_CMD_DHCP
87#define CONFIG_CMD_MMC
88#define CONFIG_CMD_NET
89#define CONFIG_CMD_FAT
90
91#define CONFIG_BOOTDELAY 3
92#define CONFIG_ZERO_BOOTDELAY_CHECK
Chander Kashyap5187d8d2011-09-20 21:25:03 +000093
94/* MMC SPL */
95#define CONFIG_SPL
Chander Kashyap9b3ab1c2011-09-20 21:25:04 +000096#define COPY_BL2_FNPTR_ADDR 0x00002488
Chander Kashyape21185b2011-05-24 20:02:56 +000097
Inderpal Singh8a000612013-04-04 23:09:21 +000098#define CONFIG_SPL_TEXT_BASE 0x02021410
99
Chander Kashyape21185b2011-05-24 20:02:56 +0000100#define CONFIG_BOOTCOMMAND "fatload mmc 0 40007000 uImage; bootm 40007000"
101
102/* Miscellaneous configurable options */
103#define CONFIG_SYS_LONGHELP /* undef to save memory */
104#define CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */
Chander Kashyape21185b2011-05-24 20:02:56 +0000105#define CONFIG_SYS_PROMPT "SMDKV310 # "
106#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size*/
107#define CONFIG_SYS_PBSIZE 384 /* Print Buffer Size */
108#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
109#define CONFIG_DEFAULT_CONSOLE "console=ttySAC2,115200n8\0"
110/* Boot Argument Buffer Size */
111#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
112/* memtest works on */
113#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
114#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_SDRAM_BASE + 0x6000000)
115#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 0x3E00000)
116
117#define CONFIG_SYS_HZ 1000
118
Chander Kashyape21185b2011-05-24 20:02:56 +0000119/* SMDKV310 has 4 bank of DRAM */
120#define CONFIG_NR_DRAM_BANKS 4
121#define SDRAM_BANK_SIZE (512UL << 20UL) /* 512 MB */
122#define PHYS_SDRAM_1 CONFIG_SYS_SDRAM_BASE
123#define PHYS_SDRAM_1_SIZE SDRAM_BANK_SIZE
124#define PHYS_SDRAM_2 (CONFIG_SYS_SDRAM_BASE + SDRAM_BANK_SIZE)
125#define PHYS_SDRAM_2_SIZE SDRAM_BANK_SIZE
126#define PHYS_SDRAM_3 (CONFIG_SYS_SDRAM_BASE + (2 * SDRAM_BANK_SIZE))
127#define PHYS_SDRAM_3_SIZE SDRAM_BANK_SIZE
128#define PHYS_SDRAM_4 (CONFIG_SYS_SDRAM_BASE + (3 * SDRAM_BANK_SIZE))
129#define PHYS_SDRAM_4_SIZE SDRAM_BANK_SIZE
130
131/* FLASH and environment organization */
132#define CONFIG_SYS_NO_FLASH 1
133#undef CONFIG_CMD_IMLS
134#define CONFIG_IDENT_STRING " for SMDKC210/V310"
135
Chander Kashyape21185b2011-05-24 20:02:56 +0000136#define CONFIG_CLK_1000_400_200
137
138/* MIU (Memory Interleaving Unit) */
139#define CONFIG_MIU_2BIT_INTERLEAVED
140
141#define CONFIG_ENV_IS_IN_MMC 1
142#define CONFIG_SYS_MMC_ENV_DEV 0
143#define CONFIG_ENV_SIZE (16 << 10) /* 16 KB */
144#define RESERVE_BLOCK_SIZE (512)
145#define BL1_SIZE (16 << 10) /*16 K reserved for BL1*/
146#define CONFIG_ENV_OFFSET (RESERVE_BLOCK_SIZE + BL1_SIZE)
147#define CONFIG_DOS_PARTITION 1
148
149#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_LOAD_ADDR - GENERATED_GBL_DATA_SIZE)
150
151/* U-boot copy size from boot Media to DRAM.*/
152#define COPY_BL2_SIZE 0x80000
153#define BL2_START_OFFSET ((CONFIG_ENV_OFFSET + CONFIG_ENV_SIZE)/512)
154#define BL2_SIZE_BLOC_COUNT (COPY_BL2_SIZE/512)
155
156/* Ethernet Controllor Driver */
157#ifdef CONFIG_CMD_NET
Chander Kashyape21185b2011-05-24 20:02:56 +0000158#define CONFIG_SMC911X
159#define CONFIG_SMC911X_BASE 0x5000000
160#define CONFIG_SMC911X_16_BIT
161#define CONFIG_ENV_SROM_BANK 1
162#endif /*CONFIG_CMD_NET*/
Thomas Abraham07407d92011-06-03 22:52:17 +0000163
164/* Enable devicetree support */
165#define CONFIG_OF_LIBFDT
Chander Kashyape21185b2011-05-24 20:02:56 +0000166#endif /* __CONFIG_H */